- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1923 > HSP43220JC-33Z (Intersil)IC DECIMATING DGTL FILTER 84PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP43220JC-33Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 17/21頁 |
| 文件大小： | 0K |
| 描述： | IC DECIMATING DGTL FILTER 84PLCC |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 濾波器類型： | 數(shù)字 |
| 濾波器數(shù)： | 4 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 84-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 84-PLCC（29.21x29.21） |
| 包裝： | 管件 |
5
FN2486.10
October 10, 2008
Comb Filter Section
The output of the Decimation Register is passed to the
Comb Filter Section. The Comb section consists of 5
cascaded Comb filters or differentiators. Each Comb filter
section calculates the difference between the current and
previous integrator output. Each Comb filter consists of a
register which is clocked by CK_DEC, followed by an
subtractor, where the subtractor calculates the difference
between the input and output of the register. Bit truncations
are done at each stage as shown in Figure 3. The first
stage bit width is 26 bits and the output of the fifth stage is
19 bits.
There are three signals that control the Comb Filter;
H_STAGES, H_BYP and RESET. In Figure 3 these control
signals are decoded as COMB_EN1 - COMB_EN5. The
order of the Comb filter is controlled by H_STAGES, which is
programmed over the control bus. H_BYP is used to put the
comb section in bypass mode. RESET causes the register
output in each Comb stage to be cleared. The H_ BYP and
RESET control pins, when asserted force the output of all
registers to zero so data is passed through the subtractor
unaltered. When the H_STAGES control bits enable a given
stage the output of the register is subtracted from the input.
It is important to note that the Comb filter section has a speed
limitation. The Input sampling rate divided by the decimation
factor in the HDF (CK_IN/HDEC) should not exceed 4MHz.
Violating this condition causes the output of the filter to be
incorrect. When the HDF is put in bypass mode this limitation
does not apply. Equation 2 describes the relationship between
F_TAPS, F_DRATE, H_DRATE, CK_IN and FIR_CK.
Rounder
The filter accuracy is limited by the 16-bit data input. To
maintain the maximum accuracy, the output of the comb is
rounded to 16 bits.
The Rounder performs a symmetric round of the 19-bit
output of the last Comb stage. Symmetric rounding is done
to prevent the synthesis of a 0Hz spectral component by the
rounding process and thus causing a reduction in spurious
free dynamic range. Saturation logic is also provided to
prevent roll over from the largest positive value to the most
negative value after rounding. The output of the last comb
filter stage in the HDF section has a 16-bit integer portion
with a 3-bit fractional part in 2's complement format.
The rounding algorithm is as follows:
The output of the rounder is latched into the HDF output
register with CK_DEC. CK_DEC is generated by the Clock
Divider section. The output of the register is cleared when
RESET is asserted.
Clock Divider and Control Logic
The clock divider divides CK_IN by the decimation factor
HDEC to produce CK_DEC. CK_DEC clocks the Decimation
Register, Comb Filter section, HDF output register. In the
FIR filter CK_DEC is used to indicate that a new data sample
is available for processing. The clock generator is cleared by
RESET and is not enabled until the DDF is started by an
internal start signal (see “Start Logic” on page 9).
The Control Register Logic enables the updating of the Control
registers which contain all of the filter parameter data. When
WR and CS are asserted, the control register addressed by bits
A0 and A1 is loaded with the data on the C_BUS.
FIGURE 3. COMB FILTER
B
A
A-B
COMB_EN5
RESET
REG
B
A
A-B
COMB_EN4
22
B
A
A-B
COMB_EN3
21
B
A
A-B
COMB_EN2
20
B
A
A-B
COMB_EN1
19
DECIMATION
REGISTER
26
19
TO
ROUNDER
CK_DEC
RESET
REG
RESET
REG
RESET
REG
RESET
REG
FROM
POSITIVE NUMBERS
Fractional Portion
≥ to 0.5
Round-Up
Fractional Portion < 0.5
Truncate
NEGATIVE NUMBERS
Fractional Portion
≤ 0.5
Round-Up
Fractional Portion > 0.5
Truncate
HSP43220
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IA188EM-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA188ES-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA6805E2PLC44IR0 | IC MCU 8BIT 5MHZ 44PLCC |
| IA82050-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
| IA82510-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43220TM-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| HSP43220TM-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| HSP43220VC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HSP43220VC-33 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP43481 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。