- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1923 > HSP43220JC-33Z (Intersil)IC DECIMATING DGTL FILTER 84PLCC PDF資料下載
參數(shù)資料
| 型號： | HSP43220JC-33Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 20/21頁 |
| 文件大小： | 0K |
| 描述： | IC DECIMATING DGTL FILTER 84PLCC |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 濾波器類型： | 數(shù)字 |
| 濾波器數(shù)： | 4 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 84-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 84-PLCC（29.21x29.21） |
| 包裝： | 管件 |
8
FN2486.10
October 10, 2008
H_Register 1 (A1 = 1, A0 = 0)
FIGURE 6.
DDF Control Registers (Continued)
RESERVED
F_DIS
F_CLA
H_BYP
H_DRATE
FD0
FC0
HB0
R9R8R7R6
R5R4R3R2R1R0
15
14
13
12
11
10
987654321
0
H_DRATE Bits
R0-R9 are used to select the amount of decimation in the HDF. The amount of
decimation selected is programmed as the required decimation minus one; for
instance to select decimation of 1024 H_DRATE is set equal to 1023. HDRATE +1 is
defined as HDEC.
H_BYP
Bit HB0 is used to select HDF bypass mode. This mode is selected by setting
H_BYP = 1. When this mode is selected the input data passes through the HDF
unfiltered. Internally H_STAGES and H_DRATE are both set to zero and H_GROWTH
is set to 50. H_REGISTER 2 must be reloaded when H_BYP is returned to 0. To disable
HDF bypass mode H_BYP = 0. The relationship between CK_IN and FIR_CK in this
and all other modes is defined by Equation 2.
F_CLA
Bit FC0 is used to select the clear accumulator mode in the FIR. This mode is enabled
by setting F_CLA = 1 and is disabled by setting F_CLA = 0. In normal operation this bit
should be set equal to zero. This mode zeros the feedback path in the accumulator of
the multiplier/accumulator (MAC). It also allows the multiplier output to be clocked off
the chip by FIR_CK, thus DATA_RDY has no meaning in this mode. This mode can be
used in conjunction with the F_OAD bit to read out the FIR coefficients from the
coefficient RAM.
F_DIS
Bit FD0 is used to select the FIR disable mode. This feature enables the FIR parameters
to be changed. This feature is selected by setting F_DIS = 1. This mode terminates the
current FIR cycle. While this feature is selected, the HDF continues to process data and
write it into the FIR data RAM. When the FIR re-programming is completed, the FIR can
be re-enabled either by clearing F_DIS, or by asserting one of the start inputs, which
automatically clears F_DIS.
HSP43220
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IA188EM-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA188ES-PTQ100I-R-03 | IC MCU 8/16BIT 40MHZ 100TQFP |
| IA6805E2PLC44IR0 | IC MCU 8BIT 5MHZ 44PLCC |
| IA82050-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
| IA82510-PDW28I-R-01 | IC ASYNCHRONOUS SERIAL CTRL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP43220TM-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| HSP43220TM-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter |
| HSP43220VC-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HSP43220VC-33 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP43481 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Filter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。