- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1931 > KSZ8841-PMQL (Micrel Inc)IC MAC CTRLR 32BIT 128-PQFP PDF資料下載
參數(shù)資料
| 型號： | KSZ8841-PMQL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 6/74頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAC CTRLR 32BIT 128-PQFP |
| 應用說明： | AN-142 Wake-on-LAN and Wake-Up Event |
| 標準包裝： | 66 |
| 控制器類型： | 以太網(wǎng)控制器，MAC |
| 接口： | 總線 |
| 電源電壓： | 3.1 V ~ 3.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-BFQFP |
| 供應商設(shè)備封裝： | 128-PQFP（14x20） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1080 (CN2011-ZH PDF) |
| 配用： | 576-1633-ND - BOARD EVALUATION KSZ8841-PMQL |
| 其它名稱： | 576-2117 KSZ8841-PMQL-ND |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Micrel, Inc.
KSZ8841-PMQL
October 2007
14
M9999-100407-1.5
Functional Description
The KSZ8841-PMQL is a single chip Fast Ethernet MAC controller consisting of a 10/100 physical layer transceiver
(PHY), a MAC, and a PCI interface unit that controls the KSZ8841-PMQL via a 32 bit/33MHz PCI processor interface.
The KSZ8841-PMQL is fully compliant to the IEEE802.3u standard.
PCI Bus Interface Unit
PCI Bus Interface
The PCI Bus Interface implements PCI v2.2 bus protocols and configuration space. The KSZ8841-PMQL supports bus
master reads and writes to CPU memory, and CPU access to on-chip register space. When the CPU reads and writes
the configuration registers of the KSZ8841-PMQL, it is as a slave. So the KSZ8841-PMQL can be either a PCI bus
master or slave. The PCI Bus Interface is also responsible for managing the DMA interfaces and the host processors
access. Arbitration logic within the PCI Bus Interface unit accepts bus requests from the TXDMA logic and RXDMA
logic.
The PCI bus interface also manages interrupt generation for a host processor.
TXDMA Logic and TX Buffer Manager
The KSZ8841-PMQL supports a multi-frame, multi-fragment DMA gather process. Descriptors representing frames are
built and linked in system memory by a host processor. The TXDMA logic is responsible for transferring the multi-
fragment frame data from the host memory into the TX buffer.
The KSZ8841-PMQL uses 4K bytes of transmit data buffer between the TXDMA logic and transmit MAC. When the
TXDMA logic determines there is enough space available in the TX buffer, the TXDMA logic will move any pending
frame data into the TX buffer. The management mechanism depends on the transmit descriptor list.
RXDMA Logic and RX Buffer Manager
The KSZ8841-PMQL supports a multi-frame, multi-fragment DMA scatter process. Descriptors representing frames are
built and linked in system memory by the host processor. The RXDMA logic is responsible for transferring the frame
data from the RX buffer to the host memory.
The KSZ8841-PMQL uses 4K bytes of receive data buffer between the receive MAC and RXDMA logic. The
management mechanism depends on the receive descriptor list.
Power Management
Power down
The KSZ8841-PMQL features a port power-down mode. To save power, the user can power-down this port that is not
in use by setting bit 11 in either P1CR4 or P1MBCR register for this port. To bring the port back up, reset bit 11 in these
registers.
In addition, there is a full chip power-down mode by pulled-down the PWRDN pin 36. When this pin is pulled-down, the
entire chip powers down. Transitioning this pin from pull-down to pull-up results in a power up and chip reset.
Wake-on-LAN
Wake-up frame events are used to wake the system whenever meaningful data is presented to the system over the
network. Examples of meaningful data include the reception of a Magic Packet, a management request from a remote
administrator, or simply network traffic directly targeted to the local system. In all of these instances, the network device
is pre-programmed by the policy owner or other software with information on how to identify wake frames from other
network traffic.
A wake-up event is a request for hardware and/or software external to the network device to put the system into a
powered state (working).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8842-16MBLI TR | IC ETHERNET SW 2PORT 100LFBGA |
| KSZ8842-32MVLI | IC SWITCH ETH 2P 32BIT 128LQFP |
| KSZ8842-PMBL AM TR | IC ETHERNET SW 2PORT 100LFBGA |
| KSZ8842-PMQLI | IC ETHERNET SW 2PORT PCI 128PQFP |
| KSZ8851-16MLLI TR | IC MAC CTLR 1PORT W/BUS 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8841-PMQL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 KSZ8841-PMQL Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
| KSZ8841-PMQLI | 功能描述:以太網(wǎng) IC Single Ethernet Port + 32-bit/33MHz PCI interface, Ind Temp (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8842 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with PCI Interface |
| KSZ8842-16 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface |
| KSZ8842-16_08 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。