參數(shù)資料
型號: LH540215
廠商: Sharp Corporation
英文描述: 512 x 18 / 1024 x 18 Synchronous FIFO
中文描述: 512 ×一千〇二十四分之一十八× 18同步FIFO
文件頁數(shù): 17/48頁
文件大?。?/td> 423K
代理商: LH540215
The
Control Register
configuration is shown in Fig-
ure 5 and in Table 5. For the
Control Register
, in the
IDT-Compatible Operating Mode, with
EMODE
deas-
serted (HIGH), the default value for all Control-Register
bits is zero (LOW).
In the Enhanced Operating Mode,
with EMODE asserted (LOW), the default value for
bits 00-05 is HIGH, and the default value for bits 06-11
is LOW.
Whenever LD and WEN are simultaneously being
asserted (are both LOW), the 18-bit data word from the
data inputs D
0
– D
17
is written into the Programmable-
Almost-Empty-Flag-Offset-Value Register at the first ris-
ing edge (LOW-to-HIGH transition) of the write clock
(WCLK). (See Table 3.) If LD and WEN continue to be
simultaneously asserted, another 18-bit data word from
the data inputs D
0
– D
17
is written into the Programma-
ble-Almost-Full-Flag-Offset-Value Register at the second
rising edge of WCLK.
What happens next is determined by the state of the
EMODE
control input. If it is deasserted (HIGH), the next
18-bit word from the data inputs D
0
– D
17
is written back
into the Programmable-Almost-Empty-Flag-Offset-Value
Register again.
540215-4
PROGRAMMABLE-ALMOST-EMPTY-FLAG-OFFSET VALUE
1, 2
0
9
10
17
0
17
PROGRAMMABLE-ALMOST-FULL-FLAG-OFFSET VALUE
1, 2
WORD 0
CONTROL REGISTER
4, 5
1
2
3
4
5
6
17
WORD 1
WORD 2
5
2
3
Future use to control depth cascading and interlocked paralleling.
Enables suppressing reading whenever data outputs are disabled.
Makes PAF synchronous.
Makes HF synchronous. (See the Control-Register Format
table for the encoding of bits 02-03.)
Makes PAE synchronous.
Selects reinitialized addressing of the programmable registers.
6
5
4
3
6
BOLD ITALIC = Enhanced Operating Mode.
1
0
= Reserved. Do not load with non-zero information.
1
0
2
0
11
4
CONTROL-REGISTER BITS:
Reserved for
future use.
12
7
8
3
3
NOTES:
1. Default offset values are 63
10
= 3F
16
(LH540215) or 127
10
= 7F
16
(LH540225).
2. Bits 9-17 (LH540215) or bits 10-17 (LH540225) of both offset-value registers should
in all cases be programmed LOW (zero).
3. This bit position is used for offset values in the LH540225 only. In the LH540215, it
always should be programmed LOW.
4. See the Control-Register Format table for the default states of the Control Register,
for EMODE = HIGH (IDT-Compatible Operating Mode) and for EMODE = LOW (Enhanced Operating Mode).
The Control Register is not accessible or visible in IDT-Compatible Operating Mode.
5. The assertion of EMODE (LOW) forces Control Register bits 00-05 HIGH during a reset operation.
After that, these bits may be programmed at will.
See Table 5 for a
more complete
description of these
effects.
9
10
8
Figure 5. Programmable Registers
DESCRIPTION OF SIGNALS AND OPERATING SEQUENCES (cont’d)
BOLD ITALIC = Enhanced Operating Mode
512 x 18/1024 x 18 Synchronous FIFO
LH540215/25
17
相關(guān)PDF資料
PDF描述
LH540235 2048 x 18 / 4096 x 18 Synchronous FIFOs
LH5420 256 x 36 x 2 Bidirectional FIFO
LH5424-S 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED
LH5424-QT 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED
LH5424-T 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LH540215U-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO
LH540215U-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO
LH540215U-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO
LH540215U-35 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO
LH540215U-50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO