- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45037 > M37735MHBXXXFP 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M37735MHBXXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 31/93頁 |
| 文件大?。?/td> | 1802K |
| 代理商： | M37735MHBXXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
34
MITSUBISHI MICROCOMPUTERS
M37735MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
The bit 2 of the clock sending side UARTj transmit/receive control
register 0 is cleared to “0” to select CTSj input. The bit 2 of the clock
receiving side is set to “1” to select RTSk output.
Whether to use the CTS and RTS signals is determined by bit 4 of the
UART transmit/receive control register 0. Set bit 4 to “0” when CTS
and RTS signals are used, and to “1” when they are not used.
UART2 has the CTS input function, but that does not have the RTS
output function (refer to Figure 40.)
When CTS and RTS signals are not used, the CTS/RTS pin can be
used as a normal port. The following describes the case when the
CTS
and RTS signals are used. If CTS and RTS signals are not used,
the CTSj input condition is unnecessary and there is no RTSk output.
Output driver format of the transmit data output pin (TXDj), which is
the CMOS output or the N-channel open-drain output, is selected
with bit 5 (TXS) of the UARTj transmit/receive control register 0. When
bit 5 is “0”, the CMOS output format is selected. When bit 5 is “1”, the
N-channel open-drain output format is selected. When the N-channel
open-drain output format is selected, make sure to pull-up the data
line using a pull-up resistor.
CLOCK SYNCHRONOUS SERIAL
COMMUNICATION
A case where communication is performed between two clock
synchronous serial I/O ports as shown in Figure 41 will be described.
(The transmission side will be denoted by subscript j and the receiving
side will be denoted by subscript k.)
Bit 0 of the UARTj transmit/receive mode register and UARTk transmit/
receive mode register must be set to “1”, and bits 1 and 2 must be
“0”. The length of the transmission data is 8 bits.
Bit 3 of the UARTj transmit/receive mode register of the clock sending
side is cleared to “0” to select the internal clock. Bit 3 of the UARTk
transmit/receive mode register of the clock receiving side is set to “1”
to select the external clock. Bits 4, 5 and 6 are ignored in the clock
synchronous mode. Bit 7 must always be “0”.
The clock source is selected by bit 0 (CS0) and bit 1 (CS1) of the
clock sending side UARTj transmit/receive control register 0. If the
contents of the bit rate genarator is n, as shown in Figure 36, the
selected clock is divided by (n + 1), then by 2, passed through a
transmission control circuit, and output as transmission clock CLKj.
Therefore, when the selected clock is fi,
Bit Rate = fi / {(n + 1) ! 2}
On the clock receiving side, the CS0 and CS1 bits are ignored because
an external clock is selected.
Fig. 41 Clock synchronous serial communication
UARTj transmission register
UARTj transmission buffer register
UARTj receive buffer register
UARTj receive register
RI
PER
SUM
FER OER
RE
TI
TE
TxDj
TxDk
RxDj
RxDk
CLKj
CLKk
CTSj
RTSk
!
0
!!
00
0
1
UARTj transmit/receive mode register
0
TFM CPL TxS
Tx
EPTY
0
CS1 CS0
UARTj transmit/receive control register 0
UARTj transmit/receive control register 1
UARTk transmission register
UARTk transmission buffer register
UARTk receive buffer register
UARTk receive register
TFM CPL TxS
Tx
EPTY
01
!!
FER
RI
PER
SUM
OER
RE
TI
TE
UARTk transmit/receive control register 0
UARTk transmit/receive control register 1
1
!!!
00
0
1
UARTk transmit/receive mode register
Note. UART2 does not include RTS output. The UART2 transmit/receive control register 0’s bit configuration is partialy different.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37735MHLXXXHP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37735S4LHP | 16-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37736EHBGS | 16-BIT, UVPROM, 24 MHz, MICROCONTROLLER, CQCC100 |
| M37736EHBXXXGP | 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP100 |
| M37736EHBGS | 16-BIT, UVPROM, 25 MHz, MICROCONTROLLER, CQCC100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37735MHL | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37735MHL-143HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:PROM VERSION OF M37735MHLXXXHP |
| M37735MHLXXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37735S4BFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37735S4LHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。