- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45037 > M37735MHBXXXFP 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | M37735MHBXXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 37/93頁 |
| 文件大?。?/td> | 1802K |
| 代理商： | M37735MHBXXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
39
MITSUBISHI MICROCOMPUTERS
M37735MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
Bit 6 is the parity enable bit which indicates whether to add parity bit
or not.
Bits 4 to 6 should be set or reset according to the data format of the
communicating devices.
Bit 7 is the sleep selection bit (refer to the next page).
Bit 2 of the UARTi transmit/receive control register 0 is used to
determine whether to use CTSi input or RTSi output. CTSi input is used
if bit 2 is “0” and RTSi output is used if bit 2 is “1”.
If CTSi input is selected, the user can control whether to stop or start
transmission with external CTSi input.
Whether to use CTS and RTS signals is determined by bit 4 of the
UART transmit/receive control register 0. Set bit 4 to “0” when CTS
and RTS signals are used, and to “1” when they are not used.
UART2 has the CTS input function, but that does not have the RTS
output function (refer to Figure 40.)
When CTS and RTS signals are not used, the CTS/RTS pin can be
used as a normal port. The following describes the case when the
CTS
and RTS signals are used. If CTS and RTS signals are not used,
the CTSi input condition is unnecessary and there is no RTSi output.
In addition, output driver format of the transmission data output pin
(TXDj), which is CMOS output or N-channel open-drain output, is
selected with bit 5 (TXS) of the UARTj transmit/receive control register
0. CMOS output format is selected when bit 5 is “0”, and N-channel
open-drain output format is selected when bit 5 is “1”. When N-channel
open-drain output format is selected, make sure to pull-up the data
line using a pull-up resistor.
However, UART2 does not have bit 5 (TxS) and the format is always
CMOS output.
In asynchronous serial communication, bits 6 and 7 of the UARTj
transmit/receive control register 0 must be “0”.
Transmission
Transmission is started when the bit 0 (TEi flag) of UARTi transmit/
receive control register 1 is “1”, the bit 1 (TIi flag) is “0”, and CTSi input
is “L” if CTSi input is selected. As shown in Figures 46 and 47, data is
output from the TXDi pin with the start bit and the stop bit or parity bit
specified by the bits 4 to 6 of UARTi transmit/receive mode register.
The data is output beginning at the least significant bit.
The TIi flag indicates whether the transmission butter is empty or not.
It is cleared to “0” when data is written in the transmission buffer and
set to “1” when the contents of the transmission buffer register is
transferred to the transmission register.
When the transmission register becomes empty after the contents
has been transmitted, data is transferred automatically from the
transmission buffer register to the transmission register if the next
transmission start condition is satisfied.
Once transmission has started, the TEi flag, TIi flag, and CTSi signal
(if CTSi input is selected) are ignored until data transmission is
completed.
Therefore, transmission does not stop until it completes even if the
TEi flag is cleared during transmission.
As shown in Figure 46, CTSi input and flags TEi and TIi, which indicate
the transmission start condition, are checked while the TENDi signal
is “H”. Therefore, data can be transmitted continuously if the next
transmission data is written in the transmission buffer register and TIi
flag is cleared to 0 before the TENDi signal goes “H”.
The bit 3 (TXEPTYi flag) of the UARTi transmit/receive control register
0 changes to “1” at the next cycle after the TENDi signal goes “H” and
changes to “0” when transmission starts. Therefore, this flag can be
used to determine whether data transmission is completed.
When the TIi flag changes from “0” to “1”, the interrupt request bit of
the UARTi transmission (transmit/receive in UART2) interrupt control
register is set to “1”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37735MHLXXXHP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37735S4LHP | 16-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37736EHBGS | 16-BIT, UVPROM, 24 MHz, MICROCONTROLLER, CQCC100 |
| M37736EHBXXXGP | 16-BIT, OTPROM, 25 MHz, MICROCONTROLLER, PQFP100 |
| M37736EHBGS | 16-BIT, UVPROM, 25 MHz, MICROCONTROLLER, CQCC100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37735MHL | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37735MHL-143HP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:PROM VERSION OF M37735MHLXXXHP |
| M37735MHLXXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37735S4BFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37735S4LHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。