- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄69017 > M66596FP UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | M66596FP |
| 元件分類(lèi)： | 總線(xiàn)控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封裝： | 0.50 MM PITCH, LQFP-64 |
| 文件頁(yè)數(shù)： | 114/131頁(yè) |
| 文件大?。?/td> | 1595K |
| 代理商： | M66596FP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)
M66596FP/WG
rev .1.00
2006.3.14
page 83 of 127
3.4.3.3 Zero-Length packet addition mode (DxFIFO port writing direction)
With this controller, it is possible to add and send one Zero-Length packet after all of the data has been sent,
under the conditions noted below, by setting “1” for the DEZPM bit of the DxFIFOSEL register. This function can
be set only if the buffer memory writing direction has been set (a pipe in the sending direction has been set for
the CURPIPE bit).
If the number of data bytes written to the buffer memory is a multiple of the integer for the maximum packet
size when the DEND signal is received
3.4.3.4 DEND pin
The controller is able to terminate DMA transfers that used the DEND pin. The DEND pin has separate input
and output functions, depending on the USB data transfer direction.
(1) Buffer memory reading direction
The DEND pin becomes an output pin, making it possible to notify the external DMA controller of the final
data transfer. The conditions under which the DEND signal is asserted can be set using the PKTM bit of
DMAxCFG
register.
Table 3.19 shows the DEND pin assertion conditions for the controller.
Table 3.19 DEND pin assertions
Event
PKTM
Transaction
count ended
BRDY
generated upon
reception of
packet
Reception of short
packet other than
Zero-Length packet
Reception of
Zero-Length
packet when buffer
is not empty
Reception of
Zero-Length packet
when buffer is
empty
*1
0
Asserted
Not asserted
Asserted
1
Asserted
Not asserted
*1) With reception of a Zero-Length packet when the buffer is empty, the DREQ signal is not asserted.
(2) Buffer memory writing direction
The DEND pin becomes the input pin, and data can be sent from the buffer memory (the same situation as
when “BVAL=1” is set).
3.4.3.5 DxFIFO auto clear mode (DxFIFO port reading direction)
If “1” is set for the DCLRM bit of the DxFIFOSEL register, the controller automatically clears the buffer
memory of the pertinent pipe when reading of the data from the buffer memory has been completed.
Table 3.20 shows the packet reception and buffer memory clearing processing for each of the various settings.
Using the DCLRM bit eliminates the need for the buffer to be cleared by software even if a situation occurs
that necessitates clearing of the buffer. This makes it possible to carry out DMA transfers without involving the
control program. This function can be set only in the buffer memory reading direction.
Table 3.20 Packet reception and buffer memory clearing processing
DCLRM = “0”
DCLRM = “1”
Register setting
Buffer status when packet is received
BFRE=0
BFRE=1
BFRE=0
BFRE=1
Buffer full
Doesn’t need to
be cleared
Doesn’t need to
be cleared
Doesn’t need to
be cleared
Doesn’t need to
be cleared
Zero-Length packet reception
Needs to be
cleared
Needs to be
cleared
Doesn’t need to
be cleared
Doesn’t need to
be cleared
Normal short packet reception
Doesn’t need to
be cleared
Needs to be
cleared
Doesn’t need to
be cleared
Doesn’t need to
be cleared
Transaction count ended
Doesn’t need to
be cleared
Needs to be
cleared
Doesn’t need to
be cleared
Doesn’t need to
be cleared
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68HC11D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D0CFN | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| M68HC711D0CFB | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CP1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
| M66596WG#RB0Z | 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0 |
| M6668 | 制造商:Tamura Corporation of America 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。