參數(shù)資料
型號: M66596FP
元件分類: 總線控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 0.50 MM PITCH, LQFP-64
文件頁數(shù): 63/131頁
文件大?。?/td> 1595K
代理商: M66596FP
M66596FP/WG
rev .1.00
2006.3.14
page 37 of 127
BRDY interrupt status register [BRDYSTS]
<Address: 46H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PIPEBRDY
?
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
Bit
Name
Function
S/W
H/W
Note
15-8 Nothing is placed here. These should be fixed at “0”.
7-0 PIPEBRDY
BRDY interrupt status for theeach pipe
0: Interrupts are not issued.
1: Interrupts are issued.
R/W(0) W(1)
<<Note>>
*6) The bit numbers correspond to the pipe numbers. Also, if factors are being generated for more than one pipe, an
access cycle of at least 100 ns is required in order to clear the bits in succession, rather than simultaneously.
NRDY interrupt status register [NRDYSTS]
<Address: 48H>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PIPENRDY
?
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
Bit
Name
Function
S/W
H/W
Note
15-8 Nothing is placed here. These should be fixed at “0”.
7-0 PIPENRDY
NRDY interrupt for the each pipe
0: Interrupts are not issued.
1: Interrupts are issued.
R/W(0) W(1)
<<Note>>
*7) The bit numbers correspond to the pipe numbers. Also, if factors are being generated for more than one pipe, an
access cycle of at least 100 ns is required in order to clear the bits in succession, rather than simultaneously.
BEMP interrupt status register [BEMPSTS]
<Address: 4AH>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PIPEBEMP
?
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
Bit
Name
Function
S/W
H/W
Note
15-8 Nothing is placed here. These should be fixed at “0”.
7-0 PIPEBEMP
BEMP interrupt for the each pipe
0: Interrupts are not issued.
1: Interrupts are issued.
R/W(0) W(1)
<<Note>>
*8) The bit numbers correspond to the pipe numbers. Also, if factors are being generated for more than one pipe, an
access cycle of at least 100 ns is required in order to clear the bits in succession, rather than simultaneously.
2.9.1
Mirror bits of INTSTS0 registor and INTSTS1
SOFR
, BEMP, NRDY, BRDY bit of INTSTS1 register are mirror bits of INTSTS0 register. When software reads,
the same value as the same bit of INTSTS0 register can be read. When it writes, the same value as the same bit of
INTSTS0
register is written in.
相關(guān)PDF資料
PDF描述
M68HC11D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D0CFN 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44
M68HC711D0CFB 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CFB1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44
M68HC711D3CP1 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M66596FP#RB0Z 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP
M66596FPRB0Z 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64
M66596WG 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller)
M66596WG#RB0Z 制造商:Renesas Electronics 功能描述:Tray 制造商:Renesas 功能描述:0
M6668 制造商:Tamura Corporation of America 功能描述: