- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1936 > MAX1358BETL+W (Maxim Integrated Products)DAS 16BIT DUAL 10:1 40-TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX1358BETL+W |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 47/71頁 |
| 文件大?。?/td> | 0K |
| 描述： | DAS 16BIT DUAL 10:1 40-TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 50 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS） |
| 分辨率（位）： | 16 b |
| 采樣率（每秒）： | 21.94k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 1.8 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 40-TQFN-EP（6x6） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MAX1358B
16-Bit, Data-Acquisition System with ADC, DACs,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
______________________________________________________________________________________
51
MSB
LSB
UP4MD3
UP4MD2
UP4MD1
UP4MD0
PUP4
SV4
ALH4
LL4
UPIO4_CTRL Register (Power-On State: 0000 1000)
MSB
LSB
UP3MD3
UP3MD2
UP3MD1
UP3MD0
PUP3
SV3
ALH3
LL3
UPIO3_CTRL Register (Power-On State: 0000 1000)
The UPIO4_CTRL register configures the UPIO4 pin
functionality.
UP4MD<3:0>: UPIO4-mode selection bits. These bits
configure the mode for the UPIO4 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP4: Pullup UPIO4 control bit. Set PUP4 = 1 to enable
a weak pullup resistor on the UPIO4 pin, and set PUP4
= 0 to disable it. The pullup resistor is connected to
either DVDD or CPOUT as programmed by the SV4 bit.
The pullup is enabled only when UPIO4 is configured as
an input. Open-drain behavior can be simulated at
UPIO4 by setting the mode to GPO with LL4 = 0 and by
changing the mode to GPI with PUP4 = 0, allowing
external high pullup. The power-on default is 1.
SV4: Supply-voltage UPIO4 selection bit. Set SV4 = 0
to select DVDD as the supply voltage for the UPIO4 pin,
and set SV4 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO4 pin. The power-on default is 0.
ALH4: Active logic-level assertion high UPIO4 bit. Set
ALH4 = 0 to define the input or output assertion level
for UPIO4 as low except when in GPI and GPO modes.
Set ALH4 = 1 to define the input or output assertion
level as high. For example, asserting ALH4 defines the
UPIO4 output signal as ALARM, while deasserting
ALH4 defines it as
ALARM. Similarly, asserting ALH4
defines the UPIO4 input signal as WU, while deassert-
ing ALH4 defines it as
WU. The power-on default is 0.
LL4: Logic-level UPIO4 bit. When UPIO4 is configured
as GPO, LL4 = 0 sets the output to a logic-low and LL4
= 1 sets the output to a logic-high. A read of LL4
returns the voltage level at the UPIO4 pin at the time of
the read, regardless of how it is programmed. The
power-on default is 0.
The UPIO3_CTRL register configures the UPIO3 pin
functionality.
UP3MD<3:0>: UPIO3-mode selection bits. These bits
configure the mode for the UPIO3 pin. See Table 16 for
a detailed description. The power-on default is 0 hex.
PUP3: Pullup UPIO3 control bit. Set PUP3 = 1 to enable
a weak pullup resistor on the UPIO3 pin, and set PUP3
= 0 to disable it. The pullup resistor is connected to
either DVDD or CPOUT as programmed by the SV3 bit.
The pullup is enabled only when UPIO3 is configured as
an input. Open-drain behavior can be simulated at
UPIO3 by setting the mode to GPO with LL3 = 0 and by
changing the mode to GPI with PUP3 = 0, allowing
external high pullup. The power-on default is 1.
SV3: Supply-voltage UPIO3 selection bit. Set SV3 = 0
to select DVDD as the supply voltage for the UPIO3 pin,
and set SV3 = 1 to select CPOUT as the supply volt-
age. The selected supply voltage applies to all modes
for the UPIO3 pin. The power-on default is 0.
ALH3: Active logic-level assertion high UPIO3 bit. Set
ALH3 = 0 to define the input or output assertion level
for UPIO3 as low except when in GPI and GPO modes.
Set ALH3 = 1 to define the input or output assertion
level as high. For example, asserting ALH3 defines the
UPIO3 output signal as ALARM, while deasserting
ALH3 defines it as
ALARM. Similarly, asserting ALH3
defines the UPIO3 input signal as WU, while deassert-
ing ALH3 defines it as
WU. The power-on default is 0.
LL3: Logic-level UPIO3 bit. When UPIO3 is configured
as GPO, LL3 = 0 sets the output to a logic-low and LL3
= 1 sets the output to a logic-high. A read of LL3
returns the voltage level at the UPIO3 pin at the time of
the read, regardless of how it is programmed. The
power-on default is 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1406EWE | IC TX/RX RS232 230KBPS 16-SOIC |
| MAX1414CAI+T | IC DAS 16BIT LP 28-SSOP |
| MAX1441GUP/V+ | IC PROXMITY SENSOR 2CH 20-TSSOP |
| MAX14502AETL+T | IC CARD READER USB-SD 40-TQFN |
| MAX14505EWC+T | IC SWITCH DUAL SPDT 12WLP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1358EVKIT+ | 制造商:Maxim Integrated Products 功能描述:EVALUATION KIT FOR THE MAX1358 - Boxed Product (Development Kits) |
| MAX1359ACGL | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX1359ACTL | 制造商:Maxim Integrated Products 功能描述:16-BIT DATA-ACQUISITION SYSTEM W ADC,DACS,UPI - Rail/Tube |
| MAX1359ACTL+ | 制造商:Maxim Integrated Products 功能描述:DATA ACQ SYS SGL ADC SGL DAC 16BIT 40TQFN EP - Rail/Tube |
| MAX1359ACTL+T | 制造商:Maxim Integrated Products 功能描述:DATA ACQ SYS SGL ADC SGL DAC 16BIT 40TQFN EP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。