- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1936 > MAX1441GUP/V+ (Maxim Integrated Products)IC PROXMITY SENSOR 2CH 20-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1441GUP/V+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 33/41頁 |
| 文件大小： | 0K |
| 描述： | IC PROXMITY SENSOR 2CH 20-TSSOP |
| 其它有關(guān)文件： | Automotive Product Guide |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 74 |
| 類型： | 觸控式傳感器 |
| 輸入類型： | 數(shù)字 |
| 輸出類型： | 數(shù)字 |
| 接口： | JTAG，串行 |
| 電流 - 電源： | 100µA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
MAX1441
Automotive, Two-Channel Proximity and
Touch Sensor
39
JTAG Port
The device supports a TAP and TAP controller for
communication with a bus master that can be either an
automatic test equipment or a component that interfaces
to a higher level test bus as part of a complete system.
The communication operates across a 4-wire serial
interface from a dedicated TAP, which is compatible to
the JTAG IEEEM Standard 1149. The TAP is a general-
purpose port, which allows access to many debug and
test functions built into the core.
For detailed information on the TAP and TAP
controller, refer to IEEE Standard 1149.1 IEEE Standard
Test Access Port and Boundary-Scan Architecture.
Bootstrap Loader Mode
Internal nonvolatile memory can be initialized by the
bootstrap loader in bootstrap loader mode. The boot-
strap loader mode is enabled by an external host device
using the TAP in the system programming instruction.
The system programming function is supported using
the system programming buffer (SPB):
1) SPB.0–System programming enable (SPE)
When it is set, the bootstrap loader program is
activated to perform a bootstrap loader function.
When it is cleared, the reset vector forces the IP to
8000h and starts normal user-program execution.
2) SPB.2:1–Programming source select (PSS[1:0])
These bits allow the host to select programming inter-
face sources:
User Mode
User applications are executed in user mode. In user
mode, the processor can execute program routines in any
memory segments. Normally, data is loaded and stored
from/to the data memory. The device contains three mem-
ory segments among the program and the data spaces:
Programsegment
Datasegment
UtilityROMsegment
Password-Protected Access
Some applications require preventive measures to pro-
tect against simple access and viewing of program code
memory. To address this need for code protection, the
device grants full access to in-system programming
or in-circuit debugging utilities only after a password
has been supplied. The password is defined as the 16
words of physical program memory at addresses 0010h
to 001Fh. Note that using these memory locations for
a password does not exclude their usage for general
code space if a unique password is not needed. Also, if
addresses 0010h to 001Fh contain all zeros or all FFFFs,
the password function is effectively disabled and a pass-
word is not needed to gain access.
A single password lock bit (PWL) is implemented in the
SC register. When the PWL is set to 1, a password is
required to access the ROM loader utilities, which sup-
port read/write accessing of internal memory and debug
functions. When PWL is cleared to 0, these utilities are fully
accessible through the utility ROM without a password.
The PWL bit defaults to 1 by a POR. To access the
ROM utilities, a correct password is needed; otherwise,
access of ROM utilities is denied. Once the correct
password has been supplied by the user, the ROM utility
clears the password lock. The PWL remains clear until
one of the following occurs:
Apower-onreset
OR
Settologic1byusersoftware.
Entering Password
A password can be entered:
Using the interface established by the PSS1 and
PSS0 bits in system programming when the SPE bit
is set to logic 1; the ROM loader must establish a
suitable protocol for that interface to recognize the
multibyte password.
OR
ThroughtheTAPinterfacedirectlyindebugmodeor
test mode by issuing a password-unlock command;
this command requires 32 follow-on transfer cycles,
each containing a byte value compared with the
password.
IEEE is a registered service mark of the Institute of Electrical
and Electronics Engineers, Inc.
PSS1
PSS0
PROGRAMMING SOURCE
0
JTAG
0
1
Reserved
1
0
Reserved
1
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX14502AETL+T | IC CARD READER USB-SD 40-TQFN |
| MAX14505EWC+T | IC SWITCH DUAL SPDT 12WLP |
| MAX14523BATA/V+T | IC CURRENT LIMIT SWITCH 8TDFN |
| MAX1452AAE+T | IC SENSOR SIGNAL COND 16-SSOP |
| MAX14531EEWC+T | IC USB SWITCH DP3T 12WLP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1441IUP+ | 功能描述:電容觸摸傳感器 RoHS:否 制造商:Microchip Technology 電源電壓: 通道數(shù)量: 封裝 / 箱體: 尺寸: 溫度范圍: |
| MAX1441IUP+T | 功能描述:電容觸摸傳感器 RoHS:否 制造商:Microchip Technology 電源電壓: 通道數(shù)量: 封裝 / 箱體: 尺寸: 溫度范圍: |
| MAX1444EHJ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1444EHJ/V+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ANALOG TO DIGITAL CONVERTER RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1444EHJ/V+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 40Msps 3.0V Low-Power ADC with Internal Reference RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。