MC68336/376
OVERVIEW
MOTOROLA
USER’S MANUAL
Rev. 15 Oct 2000
3-11
Table 3-5 MC68336/376 Signal Functions
Mnemonic
Signal Name
Function
ADDR[23:0]
Address Bus
24-bit address bus used by the CPU32
AN[59:48]/[3:0]
QADC Analog Input
16 channel A/D converter analog input pins
AN[w, x, y, z]
QADC Analog Input
Four input channels utilized when operating in multiplexed mode
AS
Address Strobe
Indicates that a valid address is on the address bus
AVEC
Autovector
Requests an automatic vector during interrupt acknowledge
BERR
Bus Error
Indicates that a bus error has occurred
BG
Bus Grant
Indicates that the MCU has relinquished the bus
BGACK
Bus Grant Acknowledge
Indicates that an external device has assumed bus mastership
BKPT
Breakpoint
Signals a hardware breakpoint to the CPU
BR
Bus Request
Indicates that an external device requires bus mastership
CLKOUT
System Clock Out
System clock output
CANRX0
TouCAN Receive Data
CAN serial data input
CANTX0
TouCAN Transmit Data
CAN serial data output
CS[10:0]
Chip-Selects
Select external devices at programmed addresses
CSBOOT
Boot Chip-Select
Chip-select for external bootstrap memory
CPWM[8:5]
CTM4 PWMs
Four pulse-width modulation channels
CTD[10:9]/[4:3]
CTM4 Double Action
Channels
Bidirectional double action timer channels
CTM2C
CTM4 Modulus Clock
Modulus counter clock input
DATA[15:0]
Data Bus
16-bit data bus used by the CPU32
DS
Data Strobe
Indicates that an external device should place valid data on the
data bus during a read cycle and that valid data has been placed
on the data bus by the CPU during a write cycle.
DSACK[1:0]
Data and Size
Acknowledge
Provides asynchronous data transfers and dynamic bus sizing
DSI, DSO, DSCLK
Developmental Serial In,
Out, Clock
Serial I/O and clock for background debug mode
ECLK
E-Clock
M6800 bus clock output
ETRIG[2:1]
QADC External Trigger
External trigger pins used when a QADC scan queue is in external
trigger mode
EXTAL, XTAL
Crystal Oscillator
Connections for clock synthesizer circuit reference; a crystal or an
external oscillator can be used
FC[2:0]
Function Codes
Identify processor state and current address space
FREEZE
Freeze
Indicates that the CPU has acknowledged a breakpoint
HALT
Halt
Suspend external bus activity
IFETCH
Instruction Pipeline
Indicates instruction pipeline activity
IPIPE
Instruction Pipeline
Indicates instruction pipeline activity
IRQ[7:1]
Interrupt Request
Requests an interrupt of specified priority level from the CPU
MA[2:0]
QADC Multiplexed
Address
When external multiplexing is used, these pins provide addresses
to the external multiplexer
MISO
Master In, Slave Out
Serial input to QSPI in the master mode; serial output from QSPI in
the slave mode
MODCLK
Clock Mode Select
Selects the source of the system clock