- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05LJ5P (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05LJ5P |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 25/81頁 |
| 文件大?。?/td> | 905K |
| 代理商： | MC68HC05LJ5P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
November 10, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05LJ5
INTERRUPTS
MOTOROLA
REV 1
4-5
IRQF1 - PA7 Interrupt Request Flag
Writing to the IRQF1 ag bit will have no effect on it. If the additional setting of
IRQF1 ag bit is not cleared in the IRQ service routine and the IRQE1 enable
bit remains set the CPU will re-enter the IRQ interrupt sequence continuously
until either the IRQF1 ag bit or the IRQE1 enable bit is cleared. The IRQF1
latch is cleared by reset.
1 =
Indicates that an IRQ request triggered by a falling edge on PA7 is
pending.
0 =
Indicates that no IRQ request triggered by a falling edge on PA7 is
pending. The IRQF1 ag bit can ONLY be cleared by writing a logic
one to the IRQR1 acknowledge bit. Doing so before exiting the
service routine will mask out additional occurrences of the IRQF1.
IRQF - IRQ Interrupt Request Flag
Writing to the IRQF ag bit will have no effect on it. If the additional setting of
IRQF ag bit is not cleared in the IRQ service routine and the IRQE enable bit
remains set the CPU will re-enter the IRQ interrupt sequence continuously until
either the IRQF ag bit or the IRQE enable bit is clear. The IRQF latch is
cleared by reset.
1 =
Indicates that an IRQ request is pending.
0 =
Indicates that no IRQ request triggered by pins PA0-3 or IRQ is
pending. The IRQF ag bit is cleared once the IRQ vector is fetched
AND if IRQE1 is also cleared. If IRQE1 is set, then the only way of
clearing IRQF ag is by writing a logic one to IRQR bit. The IRQF
ag bit can be cleared, regardless of the status of the IRQE1 bit, by
writing a logic one to the IRQR acknowledge bit to clear the IRQ
latch and also conditioning the external IRQ sources to be inactive
(if the level sensitive interrupts are enabled via mask option). Doing
so before exiting the service routine will mask out additional
occurrences of the IRQF.
IRQE1 - PA7 Interrupt Enable
The IRQE1 bit enables/disables the IRQF1 ag bit to initiate an IRQ interrupt
sequence.
1 =
Enables IRQF1 interrupt, that is, the IRQF1 ag bit can generate an
interrupt sequence. Execution of the STOP or WAIT instructions will
leave the IRQE1 bit to be UNAFFECTED.
0 =
The IRQF1 ag bit cannot generate an interrupt sequence. Reset
clears the IRQE1 enable bit, thereby disabling PA7 interrupts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05M4CFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05M4MFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05P1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HSC05P1ADWR2 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO28 |
| MC68HCL05P1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05M6 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with VFD drive capacity |
| MC68HC05M9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with VFD drive capability |
| MC68HC05P1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05P15 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION |
| MC68HC05P18 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。