- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69026 > MC68HC05LJ5P (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05LJ5P |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁數(shù)： | 33/81頁 |
| 文件大?。?/td> | 905K |
| 代理商： | MC68HC05LJ5P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
November 10, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05LJ5
INPUT/OUTPUT PORTS
MOTOROLA
REV 1
7-1
SECTION 7
INPUT/OUTPUT PORTS
In the normal operating mode there are 14 usable bidirectional I/O lines arranged
as one 8-bit I/O port (Port A), and one 6-bit I/O port (Port B). The individual bits in
these ports are programmable as either inputs or outputs under software control
by the data direction registers (DDR’s). Also, if enabled by a single mask option all
Port A and Port B I/O pins may have individual software programmable pull-down
or pull-up devices. Also, PA4-PA7 and PB1-PB2 pins have properties of sinking
higher current; PA0-PA3 may function as additional IRQ interrupt input sources.
Note that both PA6 and PA7 pins have Schmitt trigger input for better noise immu-
nity. VIH and VIL specied at 2.4V and 0.8V, respectively.
7.1
SLOW OUTPUT FALLING-EDGE TRANSITION
Figure 7-1. Port B Data Direction Register
SLOWE - Slow Transition Enabled
The slow transition feature is controlled by the SLOWE bit of DDRB (Port B
Data Direction Register).
1 =
Enables the slow falling-edge output transition feature on the four I/
O lines: PA6, PA7, PB1, and PB2. If the pin is congured as an
output pin.
0 =
Disables slow falling-edge output transition feature on the four I/O
lines: PA6, PA7, PB1, and PB2. Default value of SLOWE bit is
cleared.
7.2
PORT A
Port A is an 8-bit bi-directional port which shares ve of its pins with the IRQ inter-
rupt system as shown in Figure 7-2. Note that both PA6 and PA7 pins have
Schmitt trigger input for better noise immunity. Only PA6 and PA7 are of open-
drained type with slow output transition feature. Each Port A pin is controlled by
the corresponding bits in a data direction register, a data register, and a pull-down/
up register. The Port A Data Register is located at address $0000. The Port A
0
DDRB0
DDRB
$0005
0
7
W
R
0000000
reset
6543210
SLOWE
DDRB1
DDRB2
DDRB3
DDRB4
DDRB5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05M4CFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05M4MFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC05P1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HSC05P1ADWR2 | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO28 |
| MC68HCL05P1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05M6 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with VFD drive capacity |
| MC68HC05M9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with VFD drive capability |
| MC68HC05P1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05P15 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION |
| MC68HC05P18 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。