參數(shù)資料
型號(hào)： MC68HC05LJ5P
廠商： MOTOROLA INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16
封裝： PLASTIC, DIP-16
文件頁數(shù)： 40/81頁
文件大?。?/td> 905K
代理商： MC68HC05LJ5P
November 10, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05LJ5
INPUT/OUTPUT PORTS
MOTOROLA
REV 1
7-7
7.4.3 Input Pin
When an I/O pin is programmed as an input pin, the state of the pin can be deter-
mined by reading the corresponding data register bit. Any writes to the corre-
sponding data register bit for an input pin will be ignored in the sense that the
written value will not be reected on the pin, rather it is only reected in the port
data register. Please refer to Table 7-1 and Table 7-2 for details.
If the corresponding bit in the pull-down/up register is clear (and the pull-down/up
mask option is chosen) the input pin will also have an activated pull-down/up
device. Since the pull-down/up register bits are write-only, bit manipulation should
not be used on these register bits.
7.4.4 I/O Pin Transitions
A "glitch" can be generated on an I/O pin when changing it from an input to an out-
put unless the data register is rst preconditioned to the desired state before
changing the corresponding DDR bit from a zero to a one.
If pull-downs are enabled by mask option, a oating input can be avoided by clear-
ing the pull-down/up register bit before changing the corresponding DDR from a
one to a zero. This will insure that the pull-down device will be activated before the
I/O pin changes from a driven output to a pulled low/high input.
7.4.5 I/O Pin Truth Tables
Every pin on Port A and Port B may be programmed as an input or an output
under software control as shown in Table 7-1 and Table 7-2. All port I/O pins may
also have software programmable pull-down/up devices if selected by the appro-
priate mask option.
Table 7-1. Port A I/O Pin Functions
Table 7-2. Port B I/O Pin Functions
Accesses to
PDURA
at $0010
Accesses to
Data Register
@ $0000
0
1
IN, Hi-Z
OUT
PDURA0-7
DDRA0-7
I/O Pin
PA0-7
*
PA0-7
U
I/O Pin Mode
DDRA
Read/Write
Accesses
to DDRA
@ $0004
Read
Write
Read
Write
* Does not affect input,
but stored to data register
U is undefined
Accesses to
PDURB
at $0011
Accesses to
Data Register
@ $0001
0
1
IN, Hi-Z
OUT
PDURB0-2
DDRB0-2
I/O Pin
PB0-2
*
PB0-2
U
I/O Pin Mode
DDRA
Read/Write
Accesses
to DDRB
@ $0005
Read
Write
Read
Write
* Does not affect input,
but stored to data register
U is undefined
相關(guān)PDF資料
PDF描述
MC68HC05M4CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC05M4MFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC05P1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HSC05P1ADWR2 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO28
MC68HCL05P1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05M6 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with VFD drive capacity
MC68HC05M9 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:microcomputer unit with VFD drive capability
MC68HC05P1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit
MC68HC05P15 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION
MC68HC05P18 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*