參數(shù)資料
型號: MC68MH360ZQ33L
廠商: Freescale Semiconductor
文件頁數(shù): 132/158頁
文件大?。?/td> 0K
描述: IC MPU QUICC 33MHZ 357-PBGA
標(biāo)準(zhǔn)包裝: 44
系列: M683xx
處理器類型: M683xx 32-位
速度: 33MHz
電壓: 5V
安裝類型: 表面貼裝
封裝/外殼: 357-BBGA
供應(yīng)商設(shè)備封裝: 357-PBGA(25x25)
包裝: 托盤
Chapter 5. Buffer Descriptors
5.2 Transmit Buffer Descriptor
Figure 5-3 shows the transmit buffer descriptor.
Notes: Entries in boldface must be initialized by the user.
For the 68360, the bit numbering is reversed. See Appendix A for more information.
Figure 5-3. Transmit Buffer Descriptor (TxBD)
Table 5-2 describes the individual elds of a transmit buffer descriptor. Boldfaced entries
must be initialized by the user.
0123456789
10
11
12
13
14
15
OFFSET + 0
R
WI
L
TC
CM
UB
———
PAD
OFFSET + 2
DATA LENGTH
OFFSET + 4
Tx DATA BUFFER POINTER
OFFSET + 6
Table 5-2. Transmit Buffer Descriptor (TxBD) Field Descriptions
Field
Name
Description
0
R
Ready
0 The data buffer associated with this buffer descriptor is not ready for transmission. The user
can manipulate this buffer descriptor or its associated data buffer. The CPM clears this bit
after the buffer has been transmitted or after an error condition is encountered.
1 The data buffer, which has been prepared for transmission by the user, has not been
transmitted or is being transmitted. If R = 1, the user cannot write to elds of this buffer
descriptor.
1—
2
W
Wrap (nal buffer descriptor in table)
0 This is not the last buffer descriptor in the TxBD table.
1 This is the last descriptor in the Tx buffer descriptor table. After this buffer is used, the CPM
transmits data from the rst buffer descriptor in the table (the buffer descriptor pointed to by
TBASE). The number of TxBDs in this table is programmable and is determined only by the
wrap bit and the overall space constraints of the dual-ported RAM.
3
I
Interrupt
0 No interrupt is generated after this buffer has been serviced.
1 TXB in the circular interrupt table entry is set when the controller services this buffer. This bit
can cause an interrupt (if enabled).
4
L
Last
0 This is not the last buffer in the frame.
1 This is the last buffer in the current frame.
5
TC
Tx CRC (HDLC mode only). This bit is valid only when L = 1; otherwise, it is ignored.
0 Transmit the closing ag after the last data byte. This setting can be used for testing purposes
to send an erroneous CRC after the data.
1 Transmit the CRC sequence after the last data byte.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
FMC43DRXH-S734 CONN EDGECARD 86POS DIP .100 SLD
FMC36DRYS-S93 CONN EDGECARD 72POS .100 DIP SLD
MC68MH360VR33L IC MPU QUICC 33MHZ 357-PBGA
FMM43DSES-S243 CONN EDGECARD 86POS .156 EYELET
FSM44DSEF-S243 CONN EDGECARD 88POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68MH360ZQ33LR2 功能描述:微處理器 - MPU QUICC 2SMC 1SPI RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MC68P11E1CFN2R2 制造商:Rochester Electronics LLC 功能描述:8BIT MCU 512RAM A/D EE - Bulk
MC68P11E1CFNE2R 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68P-3-2 制造商:PARKER 功能描述:
MC-68PLCC 制造商:SPC Multicomp 功能描述:SOCKET PLCC 68 PIN THRU-HOLE 制造商:SPC Multicomp 功能描述:SOCKET, PLCC, 68 PIN, THRU-HOLE 制造商:PRIVATE LABEL 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of C 制造商:SPC Multicomp 功能描述:PLCC SOCKET, 68POS, THROUGH HOLE, Connector Type:PLCC Socket, Series:-, No. of Contacts:68, Pitch Spacing:1.27mm, Contact Termination:Through Hole Vertical, Contact Material:Phosphor Bronze, Contact Plating:Tin , RoHS Compliant: Yes