- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69030 > MC94MX21DVKN3R2 (FREESCALE SEMICONDUCTOR INC) 350 MHz, MICROPROCESSOR, PBGA289 PDF資料下載
參數(shù)資料
| 型號： | MC94MX21DVKN3R2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 350 MHz, MICROPROCESSOR, PBGA289 |
| 封裝： | 14 X 14 MM, 1.41 MM HEIGHT, 0.65 MM PITCH, LEAD FREE, PLASTIC, BGA-289 |
| 文件頁數(shù)： | 14/98頁 |
| 文件大小： | 1326K |
| 代理商： | MC94MX21DVKN3R2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
Specifications
MC94MX21 Technical Data, Rev. 1.
5
Freescale Semiconductor
21
can write data to BMI RxFIFO anytime as CPU or DMA can move data out from RxFIFO much faster
than the BMI interface. Overflow interrupt is generated if RxFIFO overflow is detected. Once this
happens, the new coming data is ignored.
3.8.1.1.1
MMD Read BMI Timing
Figure 6 shows the MMD read BMI timing when the MMD drives clock.
On each rising edge of BMI_CLK/CS BMI checks the BMI_WRITE logic level to determine if the current
cycle is a read cycle. It puts data into the data bus and enables the data out on the rising edge of BMI_CLK/
CS if BMI_WRITE is logic high. The BMI_READ_REQ is negated one hclk cycle after the BMI_CLK/
CS rising edge of last data read. The MMD cannot issues read command when BMI_READ_REQ is low
(no data in TxFIFO).
Figure 6. MMD (ATI) Drives Clock, MMD Read BMI Timing
(MMD_MODE_SEL=1, MASTER_MODE_SEL=0,MMD_CLKOUT=0)
Note: All the timings assume that the hclk is running at 133 MHz.
Note: The MIN period of the 1T is assumed that MMD latch data at falling edge.
Note: If the MMD latch data at next rising edge, the ideally max clock can be as much as double, but because the BMI data pads
are slow pads and it max frequency can only up to 18MHz, the max clock frequency can only up to 36 MHz.
Table 13. MMD Read BMI Timing Table when MMD Drives Clock
Item
Symbol
Minimum
Typical
Maximum
Unit
Clock period
1T
33.3
–
ns
write setup time
Ts
11
–
ns
read_req hold time
Trh
6
–
24
ns
transfer data setup time
Tds
6
–
14
ns
transfer data hold time
Tdh
6
-
14
ns
BMI_CLK/CS
BMI_READ_REQ
BMI_WRITE
BMI_D[15:0]
TxD1
TxD2
Last TxD
Trh
1T
Tds
Ts
Tdh
Because
of
an
order
from
the
United
States
International
Trade
Commission,
BGA-packaged
product
lines
and
part
numbers
indicated
here
currently
are
not
available
from
Freescale
for
import
or
sale
in
the
United
States
prior
to
September
2010:
MC94MX21DVKN3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC9S08FL8CLC | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, QFP32 |
| MC9S08FL8CBM | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32 |
| MC9S08FL16CBM | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP32 |
| MC9S08GW64CLH | MICROCONTROLLER, PQFP64 |
| MC9S08GW64CLK | MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC94MX21DVKN3R2 | 制造商:Freescale Semiconductor 功能描述:32-bit Embedded Microprocessors |
| MC950 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC951 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC952 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:INTEGRATED CIRCUITS |
| MC953 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:INTEGRATED CIRCUITS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。