
ML674001 Series/ML675001 Series User’s Manual
Table of Contents
iv
9.3.4
Lock Function ......................................................................................................................................... 9-6
9.3.5
Load Mode.............................................................................................................................................. 9-7
9.3.6
Flushing Function ................................................................................................................................... 9-7
9.4 Precautions in Use .......................................................................................................................................... 9-8
9.4.1
Precautions when Using DMA Transfer ................................................................................................. 9-8
9.4.2
Precautions in Remapping ...................................................................................................................... 9-8
9.5 Examples of Setting........................................................................................................................................ 9-9
9.5.1
Example of Cache Memory Initialization ............................................................................................... 9-9
9.5.2
Example of Cache Memory Flushing Requiring Data Write Back......................................................... 9-9
9.5.3
Example of Lock Setting Procedure ..................................................................................................... 9-10
9.6 Typical Operation Timings........................................................................................................................... 9-12
Chapter 10 Built-In Memory
10.1 Overview..................................................................................................................................................... 10-1
10.2 Built-In SRAM ........................................................................................................................................... 10-1
10.3 Built-In FLASH ROM ................................................................................................................................ 10-1
Chapter 11 External Memory Controller
11.1 Overview..................................................................................................................................................... 11-1
11.1.1
Pin List.................................................................................................................................................. 11-1
11.1.2
Register List.......................................................................................................................................... 11-2
11.2 Register Descriptions.................................................................................................................................. 11-3
11.2.1
Bus Width Control Register (BWC) ..................................................................................................... 11-3
11.2.2
External I/O bank 2/3 Bus Width Control Register (IO23BWC) (*1: ML675001 Series only) ........... 11-5
11.2.3
External ROM Access Control Register (ROMAC) ............................................................................. 11-6
11.2.4
External SRAM Access Control Register (RAMAC)........................................................................... 11-8
11.2.5
External I/O Bank 0/1 Access Control Register (IO01AC) ................................................................ 11-10
11.2.6
External I/O Bank 2/3 Access Control Register (IO23ACX *1, IO23ACY *2)................................. 11-12
11.2.7
DRAM Bus Width Control Register (DBWC) ................................................................................... 11-14
11.2.8
DRAM Control Register (DRMC)...................................................................................................... 11-15
11.2.9
DRAM Characteristics Control Register (DRPC) .............................................................................. 11-17
11.2.10 SDRAM Mode Register (SDMD)....................................................................................................... 11-18
11.2.11 DRAM Command Register (DCMD) ................................................................................................. 11-20
11.2.12 DRAM Refresh Cycle Control Register 0 (RFSH0)........................................................................... 11-21
11.2.13 DRAM Refresh Cycle Control Register 1 (RFSH1)........................................................................... 11-22
11.2.14 DRAM Power Down Control Register (RDWC)................................................................................ 11-24
11.3 Operational Description ............................................................................................................................ 11-25
11.3.1
Bus Width ........................................................................................................................................... 11-25
11.3.2
ROM/SRAM Control.......................................................................................................................... 11-25
11.3.3
I/O Banks Control............................................................................................................................... 11-26
11.3.4
DRAM Control ................................................................................................................................... 11-27
11.3.5
Access Timing Parameters for DRAM ............................................................................................... 11-31
11.4 Access Timing .......................................................................................................................................... 11-34
11.4.1
Accessing External Devices................................................................................................................ 11-34
11.4.1.1 External ROM/RAM Access .......................................................................................................... 11-34
11.4.1.2 External I/O Bank Access ............................................................................................................... 11-35
11.4.1.3 EDO DRAM Access ....................................................................................................................... 11-37
11.4.1.4 SDRAM Access.............................................................................................................................. 11-39
11.5 DRAM Power Management ..................................................................................................................... 11-42
11.6 Sample External Memory Connections .................................................................................................... 11-43
11.6.1
Connecting ROM................................................................................................................................ 11-44
11.6.2
Connecting SRAM.............................................................................................................................. 11-46
11.6.3
Connecting EDO DRAM.................................................................................................................... 11-48
11.6.4
Connecting SDRAM........................................................................................................................... 11-50