
ML674001 Series/ML675001 Series User’s Manual
Table of Contents
v
Chapter 12 Direct Memory Access Controller (DMAC)
12.1 Overview..................................................................................................................................................... 12-1
12.1.1
Components .......................................................................................................................................... 12-2
12.1.2
Pin List.................................................................................................................................................. 12-4
12.1.3
Register List.......................................................................................................................................... 12-4
12.2 Register Descriptions.................................................................................................................................. 12-5
12.2.1
DMA Mode Register (DMAMOD) ...................................................................................................... 12-5
12.2.2
DMA Status Register (DMASTA)........................................................................................................ 12-6
12.2.3
DMA Transfer Complete Status Register (DMAINT).......................................................................... 12-7
12.2.4
DMA Channel Mask Registers (DMACMSK0 and DMACMSK1)..................................................... 12-9
12.2.5
DMA Transfer Mode Registers (DMACTMOD0 and DMACTMOD1) ............................................ 12-10
12.2.6
DMA Transfer Source Address Registers (DMACSAD0 and DMACSAD1).................................... 12-12
12.2.7
DMA Transfer Destination Address Registers (DMACDAD0 and DMACDAD1) ........................... 12-13
12.2.8
DMA Transfer Count Registers (DMACSIZ0 and DMACSIZ1) ....................................................... 12-14
12.2.9
DMA Transfer Complete Status Clear Registers (DMACCINT0 and DMACCINT1) ...................... 12-15
12.3 Operational Description ............................................................................................................................ 12-16
12.3.1
DMA Transfer Modes......................................................................................................................... 12-16
12.3.2
DMA Request Sources........................................................................................................................ 12-16
12.3.3
Starting a DMA Transfer .................................................................................................................... 12-17
12.3.4
Ending a DMA Transfer ..................................................................................................................... 12-18
12.3.5
DMA Channel Priority........................................................................................................................ 12-20
12.3.6
Important Usage Notes ....................................................................................................................... 12-21
12.4 DMA Transfer Timing.............................................................................................................................. 12-22
12.4.1
Starting a Transfer .............................................................................................................................. 12-22
12.4.2
Transfer Timing .................................................................................................................................. 12-23
Chapter 13 GPIO
13.1 Overview..................................................................................................................................................... 13-1
13.1.1
Components .......................................................................................................................................... 13-2
13.1.2
Pin List.................................................................................................................................................. 13-3
13.1.3
Register List.......................................................................................................................................... 13-4
13.2 Register Descriptions.................................................................................................................................. 13-5
13.2.1
Port Output Registers (GPPOA, GPPOB, GPPOC, GPPOD and GPPOE) .......................................... 13-5
13.2.2
Port Input Registers (GPPIA,GPPIB, GPPIC,GPPID, and GPPIE)...................................................... 13-5
13.2.3
Port Mode Registers (GPPMA,GPPMB, GPPMC, GPPMD and GPPME).......................................... 13-6
13.2.4
Port Interrupt Enable Registers (GPIEA,GPIEB, GPIEC,GPIED and GPIEE) .................................... 13-7
13.2.5
Port Interrupt Polarity Register (GPIPA,GPIPB,GPIPC,GPIPD and GPIPE) ...................................... 13-8
13.2.6
Port Interrupt Status Registers (GPISA,GPISB, GPISC,GPISD and GPISE) ...................................... 13-9
13.2.7
Port Function Select Register (GPCTL) ............................................................................................. 13-10
13.3 Description of Operation .......................................................................................................................... 13-14
13.3.1
Interrupt Requests ............................................................................................................................... 13-14
13.3.2
Primary/Secondary function configuration ......................................................................................... 13-15
Chapter 14 Watchdog Timer (WDT)
14.1 Overview..................................................................................................................................................... 14-1
14.1.1
Components .......................................................................................................................................... 14-1
14.1.2
Register List.......................................................................................................................................... 14-1
14.2 Register Descriptions.................................................................................................................................. 14-2
14.2.1
Watchdog Timer Control Register (WDTCON)................................................................................... 14-2
14.2.2
Time Base Counter Control Register (WDTBCON) ............................................................................ 14-3
14.2.3
Status Register (WDSTAT) .................................................................................................................. 14-5
14.3 Description of Operation ............................................................................................................................ 14-6
14.3.1
Operation Modes................................................................................................................................... 14-6