參數(shù)資料
型號： MPC8308CZQAGD
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
封裝： 19 X 19 MM, 0.80 MM PITCH, 1.39 MM HEIGHT, MAPBGA-473
文件頁數(shù)： 36/88頁
文件大?。?/td> 2550K
代理商： MPC8308CZQAGD
MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1
Freescale Semiconductor
41
PCI Express
11.5
Receiver Compliance Eye Diagrams
The RX eye diagram in Figure 28 is specified using the passive compliance/test measurement load
(Figure 29) in place of any real PCI Express RX component. In general, the minimum receiver eye diagram
measured with the compliance/test measurement load (Figure 29) is larger than the minimum receiver eye
diagram measured over a range of systems at the input receiver of any real PCI Express component. The
degraded eye diagram at the input receiver is due to traces internal to the package as well as silicon
parasitic characteristics that cause the real PCI Express component to vary in impedance from the
compliance/test measurement load. The input receiver eye diagram is implementation specific and is not
specified. RX component designer should provide additional margin to adequately compensate for the
degraded minimum receiver eye diagram (shown in Figure 28) expected at the input receiver based on an
adequate combination of system simulations and the return loss measured looking into the RX package
Total Skew
LRX-SKEW
Skew across all lanes on a
Link. This includes
variation in the length of
SKP ordered set (for
example, COM and one to
five SKP Symbols) at the
RX as well as any delay
differences arising from
the interconnect itself.
—
20
ns
—
Notes:
1. No test load is necessarily associated with this value.
2. Specified at the measurement point and measured over any 250 consecutive UIs. The test load in Figure 29 should be used
as the RX device when taking measurements (also refer to the receiver compliance eye diagram shown in Figure 28). If the
clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must
be used as a reference for the eye diagram.
3. A TRX-EYE = 0.40 UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the transmitter and
interconnect collected any 250 consecutive UIs. The TRX-EYE-MEDIAN-to-MAX-JITTER specification ensures a jitter distribution in
which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any
250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point
in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the
clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must
be used as the reference for the eye diagram.
4. The receiver input impedance results in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300
mV and the D– line biased to –300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over
a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference
impedance for return loss measurements for is 50
Ω to ground for both the D+ and D– line (that is, as measured by a vector
network analyzer with 50-
Ω probes, see Figure 29). Note that the series capacitors, CTX, is optional for the return loss
measurement.
5. Impedance during all LTSSM states. When transitioning from a fundamental reset to detect (the initial state of the LTSSM)
there is a 5 ms transition time before receiver termination values must be met on all unconfigured lanes of a port.
6. The RX DC common mode impedance that exists when no power is present or fundamental reset is asserted. This helps
ensure that the receiver detect circuit does not falsely assume a receiver is powered on when it is not. This term must be
measured at 300 mV above the RX ground.
7. It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm
using a minimization merit function. Least squares and median deviation fits have worked well with experimental and
simulated data.
Table 35. Differential Receiver (RX) Input Specifications (continued)
Parameter
Symbol
Comments
Min
Typical
Max
Units
Notes
相關(guān)PDF資料
PDF描述
MPC8308CZQADD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8308CVMAFD 32-BIT, 266 MHz, MICROPROCESSOR, PBGA473
MPC8309CVMAGDCA 32-BIT, 400 MHz, RISC PROCESSOR, PBGA489
MPC8309CVMADFCA 32-BIT, 266 MHz, RISC PROCESSOR, PBGA489
MPC8309CVMAHFCA 32-BIT, 417 MHz, RISC PROCESSOR, PBGA489
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC8308CZQAGDA 功能描述:微處理器 - MPU E300 EXT TEMP PB 400 RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC8308-KIT 功能描述:開發(fā)板和工具包 - 其他處理器 For MPC8308 Ethernet USB I2C SPI RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8308-NSG 功能描述:開發(fā)板和工具包 - 其他處理器 MPC8308-NSG RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
MPC8308-NSG 制造商:Freescale Semiconductor 功能描述:MPC8308-NSG*NIC*
MPC8308-RDB 功能描述:開發(fā)板和工具包 - 其他處理器 Refer. Board MPC8308 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*