參數(shù)資料
型號： MT46V4M32
廠商： Micron Technology, Inc.
英文描述： DOUBLE DATA RATE DDR SDRAM
中文描述： 雙倍數(shù)據(jù)速率的DDR SDRAM內(nèi)存
文件頁數(shù)： 56/66頁
文件大?。?/td> 1921K
代理商： MT46V4M32
56
128Mb: x32 DDR SDRAM
4M32DDR_B.p65 – Rev. B, Pub. 7/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2002, Micron Technology, Inc.
128Mb: x32
DDR SDRAM
ADVANCE
TIMING PARAMETERS
-33
-4
-5
SYMBOL
t
CH
t
CL
t
CK (5)
t
CK (4)
t
CK (3)
MIN
0.45
0.45
3
4
-
MAX
0.55
0.55
8
8
-
MIN
0.45
0.45
-
4
5
MAX
0.55
0.55
MIN
0.45
0.45
-
-
5
MAX
0.55
0.55
-
-
8
UNITS
t
CK
t
CK
ns
ns
ns
8
8
INITIALIZE AND LOAD MODE REGISTERS
-33
-4
-5
SYMBOL
t
IH
t
IS
t
MRD
t
RFC
t
RP
t
VTD
MIN
0.9
0.9
2
62
16
0
MAX
MIN
0.9
0.9
2
62
16
0
MAX
MIN
0.9
0.9
2
62
20
0
MAX
UNITS
ns
ns
t
CK
ns
ns
ns
CKE
LVCMOS
LOW LEVEL
DQ
BA0, BA1
200 cycles of CK
3
Load Extended
Mode Register
Load Mode
Register
2
t
MRD
t
MRD
t
RP
t
RFC
t
RFC
5
t
IS
Power-up:
V
DD
and
CK stable
T = 200 s
t
RP
High-Z
t
IH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DM
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DQS
High-Z
A0-A7, A9-A11
RA
A8
RA
ALL BANKS
CK
CK#
t
CH
t
CL
t
CK
V
TT
1
tVTD
V
REF
V
DD
V
DD
Q
COMMAND
66
6
LMR
NOP
PRE
LMR
AR
AR
ACT
5
t
IS
t
IH
BA1 = L
tIS
tIH
t
IS
t
IH
BA1 = L
tIS
tIH
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
CODE
CODE
tIS
tIH
CODE
CODE
(
)
(
)
(
)
(
)
PRE
ALL BANKS
tIS
tIH
NOTE:
1. V
TT
is not applied directly to the device; however, tVTD must be greater than or equal to zero to avoid device latch-up.
2. Although not required by the Micron device, JEDEC specifies resetting the DLL with A8 = H.
3. tMRD is required before any command can be applied, and 200 cycles of CK are required before a READ command can be issued.
4. The two AUTO REFRESH commands at Tc0 and Td0 may be applied after the LOAD MODE REGISTER (LMR) command at Ta0.
5. Although not required by the Micron device, JEDEC specifies issuing another LMR command (A8 = L) prior to activating any bank.
6. PRE = PRECHARGE command, LMR = LOAD MODE REGISTER command, AR = AUTO REFRESH command, ACT = ACTIVE command, RA = Row Address,
BA = Bank Address
(
)
(
)
(
)
(
)
T0
T1
Ta0
Tb0
Tc0
Td0
Te0
Tf0
(
)
(
)
(
)
(
)
(
)
(
)
DON T CARE
BA
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
(
)
(
)
(
)
(
)
()()
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
()()
()()
()()
()()
()()
()()
()()
()()
()()
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
相關(guān)PDF資料
PDF描述
MT46V4M32LG I.MX31 LITE KIT
MT46V64M4 16 Meg x 4 x 4 banks DDR SDRAM(16M x 4 x 4組,雙數(shù)據(jù)速率同步動態(tài)RAM)
MT46V64M8 16 Meg x 8 x 4 banks DDR SDRAM(16M x 8 x 4組,雙數(shù)據(jù)速率同步動態(tài)RAM)
MT48LC16M8A1TG SYNCHRONOUS DRAM
MT48LC32M4A1 ECONOLINE: RSZ/P - 1kVDC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V4M32LG 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V64M16 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE (DDR) SDRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*