- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄229297 > MT48LC4M16A2F4-6IT:G 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA54 PDF資料下載
參數(shù)資料
| 型號(hào)： | MT48LC4M16A2F4-6IT:G |
| 元件分類： | DRAM |
| 英文描述： | 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA54 |
| 封裝： | 8 X 8 MM, VFBGA-54 |
| 文件頁(yè)數(shù)： | 1/72頁(yè) |
| 文件大?。?/td> | 3455K |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)
Products and specifications discussed herein are subject to change by Micron without notice.
64Mb: x4, x8, x16 SDRAM
Features
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAM_1.fm - Rev. N 12/08 EN
1
2000 Micron Technology, Inc. All rights reserved.
Synchronous DRAM
MT48LC16M4A2 – 4 Meg x 4 x 4 banks
MT48LC8M8A2 – 2 Meg x 8 x 4 banks
MT48LC4M16A2 – 1 Meg x 16 x 4 banks
For the latest data sheet, refer to Micron’s Web site: www.micron.com/sdram
Features
PC100- and PC133-compliant
Fully synchronous; all signals registered on positive
edge of system clock
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable burst lengths: 1, 2, 4, 8, or full page
Auto precharge, includes concurrent auto precharge
and auto refresh modes
Self refresh modes: standard and low power
(not available on AT devices)
Refresh
– 64ms, 4,096-cycle refresh (15.6s/row)
(commercial, industrial)
– 16ms, 4,096-cycle refresh (3.9s/row)
(automotive)
LVTTL-compatible inputs and outputs
Single +3.3V ±0.3V power supply
Table 1:
Address Table
16 Meg x 4
8 Meg x 8
4 Meg x 16
Configuration
4 Meg x 4 x
4 banks
2 Meg x 8 x
4 banks
1 Meg x 16 x
4 banks
Refresh count
4K
Row
addressing
4K (A0–A11) 4K (A0–A11) 4K (A0–A11)
Bank
addressing
4 (BA0, BA1) 4 (BA0, BA1) 4 (BA0, BA1)
Column
addressing
1K (A0–A9)
512 (A0–A8)
256 (A0–A7)
Notes: 1. Refer to Micron technical note: TN-48-05.
2. Off-center parting line.
3. Contact Micron for product availability.
Part Number Example:
MT48LC8M8A2TG-75:G
Options
Marking
Configurations
– 16 Meg x 4 (4 Meg x 4 x 4 banks)
– 8 Meg x 8 (2 Meg x 8 x 4 banks)
– 4 Meg x 16 (1 Meg x 16 x 4 banks)
16M4
8M8
4M16
Write recovery (tWR)
A2
Plastic package – OCPL2
– 54-pin TSOP II (400 mil)
– 54-pin TSOP II (400 mil) Pb-free,
RoHS-compliant
– 54-ball VFBGA 8mm x 8mm (x16 only)
– 54-ball VFBGA 8mm x 8mm, Pb-free,
RoHS-compliant (x16 only)
TG
P
F4
Timing (cycle time)
– 7.5ns @ CL = 3 (PC133)
– 7.5ns @ CL = 2 (PC133)
– 6ns @ CL = 3 (x16 only)
-75
-7E
-6
Self refresh
– Standard
– Low power
None
L
Operating temperature range
– Commercial (0°C to +70°C)
– Industrial (–40°C to +85°C)
– Automotive (–40°C to +105°C)
None
IT
AT3
Design revision
:G
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT46V32M8FG-6TIT:G | 32M X 8 DDR DRAM, 0.7 ns, PBGA60 |
| MT46V32M8BG-6AT:G | 32M X 8 DDR DRAM, 0.7 ns, PBGA60 |
| M29F800FB55N3E2 | 512K X 16 FLASH 5V PROM, 55 ns, PDSO48 |
| MC12L1NZGF | ROTARY SWITCH-12POSITIONS, SP12T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED |
| MD00S1NCQF | ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, THROUGH HOLE-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT48LC4M16A2F4-75 | 制造商:Micron Technology Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。