參數(shù)資料
型號(hào): MT48LC4M16A2F4-6IT:G
元件分類: DRAM
英文描述: 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA54
封裝: 8 X 8 MM, VFBGA-54
文件頁(yè)數(shù): 55/72頁(yè)
文件大?。?/td> 3455K
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAM_2.fm - Rev. N 12/08 EN
59
2000 Micron Technology, Inc. All rights reserved.
64Mb: x4, x8, x16 SDRAM
Timing Diagrams
Figure 42:
Single READ – Without Auto Precharge
Notes:
1. For this example, BL = 1, CL = 2, and the READ burst is followed by a “manual”
PRECHARGE.
2. x16: A8, A9 and A11 = “Don’t Care”
x8: A9 and A11 = “Don’t Care”
x4: A11 = “Don’t Care”
3. PRECHARGE command not allowed or tRAS would be violated.
ALL BANKS
tCH
tCL
tCK
tAC
tLZ
tRP
tRAS
tRCD
CAS Latency
tRC
tOH
DOUT m
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
BANK
BANK(S)
BANK
ROW
BANK
tHZ
tCMH
tCMS
NOP
NOP3
NOP
PRECHARGE
ACTIVE
NOP
READ
ACTIVE
NOP
DISABLE AUTO PRECHARGE
SINGLE BANKS
COLUMN m2
tCKH
tCKS
T0
T1
T2
T3
T4
T5
T6
T7
T8
DQM /
DQML, DQMH
CKE
CLK
A0–A9, A11
DQ
BA0, BA1
A10
COMMAND
DON’T CARE
UNDEFINED
相關(guān)PDF資料
PDF描述
MT46V32M8FG-6TIT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
MT46V32M8BG-6AT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
M29F800FB55N3E2 512K X 16 FLASH 5V PROM, 55 ns, PDSO48
MC12L1NZGF ROTARY SWITCH-12POSITIONS, SP12T, LATCHED, 0.25A, 28VDC, PANEL MOUNT-THREADED
MD00S1NCQF ROTARY SWITCH-6POSITIONS, DP6T, LATCHED, 0.25A, 28VDC, THROUGH HOLE-STRAIGHT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC4M16A2F4-75 制造商:Micron Technology Inc 功能描述: