參數(shù)資料
型號(hào): PCI1221GHK
廠商: Texas Instruments, Inc.
英文描述: KPT 11C 11#16 SKT PLUG
中文描述: PC卡控制器
文件頁(yè)數(shù): 13/123頁(yè)
文件大?。?/td> 1659K
代理商: PCI1221GHK
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
PCI1221 GHK/PDV
PC CARD CONTROLLERS
SCPS042 – JULY 1998
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
PCI address and data
TERMINAL
PIN NUMBER
PDV
NAME
I/O
TYPE
FUNCTION
GHK
AD31
AD30
AD29
AD28
AD27
AD26
AD25
AD24
AD23
AD22
AD21
AD20
AD19
AD18
AD17
AD16
AD15
AD14
AD13
AD12
AD11
AD10
AD9
AD8
AD7
AD6
AD5
AD4
AD3
AD2
AD1
AD0
170
171
173
174
176
177
165
179
183
184
185
186
188
189
190
191
204
205
206
208
172
2
3
4
6
8
9
10
11
12
14
15
A13
E12
B12
A12
B11
C11
E13
F11
E10
F10
A9
B9
F9
E9
A8
B8
F6
B5
E6
A4
C12
E3
F5
G6
E1
F2
G5
F1
H6
G3
G1
H5
I/O
PCI address/data bus. These signals make up the multiplexed PCI address and data bus on the primary
interface. During the address phase of a primary bus PCI cycle, AD31-AD0 contain a 32-bit address or
other destination information. During the data phase, AD31-AD0 contain data.
C/BE3
C/BE2
C/BE1
C/BE0
162
192
203
5
A15
C8
A5
E2
I/O
PCI bus commands and byte enables. These signals are multiplexed on the same PCI terminals. During
the address phase of a primary bus PCI cycle, C/BE3–C/BE0 define the bus command. During the data
phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit
data bus carry meaningful data. C/BE0 applies to byte 0 (AD7–AD0), C/BE1 applies to byte 1
(AD15–AD8), C/BE2 applies to byte 2 (AD23–AD16), and C/BE3 applies to byte 3 (AD31–AD24).
PAR
202
C6
I/O
PCI bus parity. In all PCI bus read and write cycles, the PCI1221 calculates even parity across the
AD31–AD0 and C/BE3–C/BE0 buses. As an initiator during PCI cycles, the PCI1221 outputs this parity
indicator with a one-PCLK delay. As a target during PCI cycles, the calculated parity is compared to the
initiator’s parity indicator. A compare error results in the assertion of a parity error (PERR).
相關(guān)PDF資料
PDF描述
PCI1410GHK PC CARD CONTROLLERS
PCI1510GVF PC CARD CONTROLLERS
PCI1510ZVF PC CARD CONTROLLERS
PCI1520I PC CARD CONTROLLERS
PCI4410A PC CARD AND OHCI CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI1221PDV 制造商:Rochester Electronics LLC 功能描述:- Bulk
PCI1225 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC CARD CONTROLLERS
PCI1225GHK 制造商:Texas Instruments 功能描述:
PCI1225PDV 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
PCI-1240U 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:4-axis Stepping and Servo Motor Control Universal PCI Card