參數(shù)資料
型號: PCI1221GHK
廠商: Texas Instruments, Inc.
英文描述: KPT 11C 11#16 SKT PLUG
中文描述: PC卡控制器
文件頁數(shù): 20/123頁
文件大?。?/td> 1659K
代理商: PCI1221GHK
PCI1221 GHK/PDV
PC CARD CONTROLLERS
SCPS042 – JULY 1998
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
CardBus PC Card address and data (slots A and B)
TERMINAL
PIN NUMBER
SLOT A
I/O
TYPE
FUNCTION
NAME
SLOT B
PDV
147
145
144
142
141
133
132
131
128
126
125
123
121
119
118
103
101
102
99
100
98
97
95
93
92
89
90
87
88
84
85
83
GHK
F19
G17
G18
H15
H14
J19
K14
K15
K19
L15
L17
L19
M18
M15
N19
U15
V15
R14
W15
P14
U14
R13
W14
U13
V13
P12
R12
V12
U12
P11
R11
U11
PDV
81
79
78
77
76
67
66
65
62
60
59
57
55
54
53
37
35
36
33
34
32
30
29
27
26
23
24
20
21
18
19
17
GHK
W11
R10
U10
V10
W10
R8
W7
V7
W6
V6
U6
V5
R6
U5
W4
M6
M2
M3
L5
M1
L6
L2
L1
K5
K3
J6
K1
J2
J3
H1
J1
H2
CAD31
CAD30
CAD29
CAD28
CAD27
CAD26
CAD25
CAD24
CAD23
CAD22
CAD21
CAD20
CAD19
CAD18
CAD17
CAD16
CAD15
CAD14
CAD13
CAD12
CAD11
CAD10
CAD9
CAD8
CAD7
CAD6
CAD5
CAD4
CAD3
CAD2
CAD1
CAD0
I/O
PC Card address and data. These signals make up the multiplexed CardBus address
and data bus on the CardBus interface. During the address phase of a CardBus cycle,
CAD31–CAD0 contain a 32-bit address. During the data phase of a CardBus cycle,
CAD31–CAD0 contain data. CAD31 is the most-significant bit.
CC/BE3
CC/BE2
CC/BE1
CC/BE0
130
117
104
94
K17
N18
W16
P13
63
52
39
28
P8
T1
N1
K6
I/O
CardBus bus commands and byte enables. CC/BE3–CC/BE0 are multiplexed on the
same CardBus terminals. During the address phase of a CardBus cycle,
CC/BE3–CC/BE0 defines the bus command. During the data phase, this 4-bit bus is
used as byte enables. The byte enables determine which byte paths of the full 32-bit
data bus carry meaningful data. CC/BE0 applies to byte 0 (CAD7-CAD0), CC/BE1
applies to byte 1 (CAD15-CAD8), CC/BE2 applies to byte 2 (CAD23-CAD8), and
CC/BE3 applies to byte 3 (CAD31-CAD24).
CPAR
106
R17
41
N3
I/O
CardBus parity. In all CardBus read and write cycles, the PCI1221 calculates even
parity across the CAD and CC/BE buses. As an initiator during CardBus cycles, the
PCI1221 outputs CPAR with a one-CCLK delay. As a target during CardBus cycles,
the calculated parity is compared to the initiator’s parity indicator; a compare error
results in a parity error assertion.
Terminal name for slot A is preceded with A_. For example, the full name for terminals 106 and R17 are A_CPAR.
Terminal name for slot B is preceded with B_. For example, the full name for terminals 41 and N3 are B_CPAR.
相關(guān)PDF資料
PDF描述
PCI1410GHK PC CARD CONTROLLERS
PCI1510GVF PC CARD CONTROLLERS
PCI1510ZVF PC CARD CONTROLLERS
PCI1520I PC CARD CONTROLLERS
PCI4410A PC CARD AND OHCI CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI1221PDV 制造商:Rochester Electronics LLC 功能描述:- Bulk
PCI1225 制造商:TI 制造商全稱:Texas Instruments 功能描述:PC CARD CONTROLLERS
PCI1225GHK 制造商:Texas Instruments 功能描述:
PCI1225PDV 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
PCI-1240U 制造商:ADVANTECH 制造商全稱:Advantech Co., Ltd. 功能描述:4-axis Stepping and Servo Motor Control Universal PCI Card