![](http://datasheet.mmic.net.cn/330000/PCI4510PDV_datasheet_16443873/PCI4510PDV_130.png)
66
Table 65. Socket Force Event Register Description
BIT
SIGNAL
TYPE
FUNCTION
3128
RSVD
R
These bits return 0s when read.
27
FZVSUPPORT
W
Force zoomed video support. Writes to this bit cause bit 27 (ZVSUPPORT) in the socket present state
register (offset 08h, see Section 6.3) to be written.
2615
RSVD
R
These bits return 0s when read.
14
CVSTEST
W
Card VS test. When this bit is set, the PCI4510 device reinterrogates the PC Card, updates the socket
present state register (offset 08h, see Section 6.3), and re-enables the socket power control.
13
FYVCARD
W
Force YV card. Writes to this bit cause bit 13 (YVCARD) in the socket present state register (offset 08h,
see Section 6.3) to be written. When set, this bit disables the socket power control.
12
FXVCARD
W
Force XV card. Writes to this bit cause bit 12 (XVCARD) in the socket present state register (offset 08h,
see Section 6.3) to be written. When set, this bit disables the socket power control.
11
F3VCARD
W
Force 3-V card. Writes to this bit cause bit 11 (3VCARD) in the socket present state register (offset 08h,
see Section 6.3) to be written. When set, this bit disables the socket power control.
10
F5VCARD
W
Force 5-V card. Writes to this bit cause bit 10 (5VCARD) in the socket present state register (offset 08h,
see Section 6.3) to be written. When set, this bit disables the socket power control.
9
FBADVCCREQ
W
Force BadVccReq. Changes to bit 9 (BADVCCREQ) in the socket present state register (offset 08h,
see Section 6.3) can be made by writing this bit.
8
FDATALOST
W
Force data lost. Writes to this bit cause bit 8 (DATALOST) in the socket present state register (offset
08h, see Section 6.3) to be written.
7
FNOTACARD
W
Force not a card. Writes to this bit cause bit 7 (NOTACARD) in the socket present state register (offset
08h, see Section 6.3) to be written.
6
RSVD
R
This bit returns 0 when read.
5
FCBCARD
W
Force CardBus card. Writes to this bit cause bit 5 (CBCARD) in the socket present state register (offset
08h, see Section 6.3) to be written.
4
F16BITCARD
W
Force 16-bit card. Writes to this bit cause bit 4 (16BITCARD) in the socket present state register (offset
08h, see Section 6.3) to be written.
3
FPWRCYCLE
W
Force power cycle. Writes to this bit cause bit 3 (PWREVENT) in the socket event register (offset 00h,
see Section 6.1) to be written, and bit 3 (PWRCYCLE) in the socket present state register (offset 08h,
see Section 6.3) is unaffected.
2
FCDETECT2
W
Force CCD2. Writes to this bit cause bit 2 (CD2EVENT) in the socket event register (offset 00h, see
Section 6.1) to be written, and bit 2 (CDETECT2) in the socket present state register (offset 08h, see
Section 6.3) is unaffected.
1
FCDETECT1
W
Force CCD1. Writes to this bit cause bit 1 (CD1EVENT) in the socket event register (offset 00h, see
Section 6.1) to be written, and bit 1 (CDETECT1) in the socket present state register (offset 08h, see
Section 6.3) is unaffected.
0
FCARDSTS
W
Force CSTSCHG. Writes to this bit cause bit 0 (CSTSEVENT) in the socket event register (offset 00h,
see Section 6.1) to be written. Bit 0 (CARDSTS) in the socket present state register (offset 08h, see
Section 6.3) is unaffected.