![](http://datasheet.mmic.net.cn/330000/PCI4510PDV_datasheet_16443873/PCI4510PDV_16.png)
12
synchronization with the 49.152-MHz system clock. These bits are combined serially, encoded, and transmitted at
98.304M, 196.608M, or 393.216M bits/s (referred to as S100, S200, or S400 speeds, respectively) as the outbound
data-strobe information stream. During transmission, the encoded data information is transmitted differentially on the
twisted-pair B (TPB) cable pair(s), and the encoded strobe information is transmitted differentially on the twisted-pair
A (TPA) cable pair(s).
Various implementation-specific functions and general-purpose inputs and outputs are provided through several
multifunction terminals. These terminals present a system with options, such as PCI LOCK and parallel IRQs.
ACPI-complaint general-purpose events may be programmed and controlled through the multifunction terminals, and
an ACPI-compliant programming interface is included for the general-purpose inputs and outputs.
The PCI4510 device is compliant with the latest
PCI Bus Power Management Specification
, and provides several
low-power modes, which enable the host power system to further reduce power consumption. The PCI4510 device
also has a four-pin interface compatible with both the TI TPS2211A and TPS2221 power switches.
An advanced CMOS process achieves low power consumption and allows the PCI4510 device to operate at PCI clock
rates up to 33 MHz.
1.2
Features
The PCI4510 device supports the following features:
PC Card Standard
8.0 compliant
PCI Bus Power Management Interface Specification
1.1 compliant
Advanced Configuration and Power Interface Specification
2.0 compliant
PCI Local Bus Specification Revision 2.2
compliant
PC 98/99 and PC2001 compliant
Compliant with the
PCI Bus Interface Specification
for PCI-to-CardBus Bridges
Fully compliant with provisions of IEEE Std 1394-1995 for a high-performance serial bus and IEEE Std
1394a-2000
Fully compliant with
1394 Open Host Controller Interface Specification
1.1
Compatible with both TPS2211A and TPS2221 PC Card power switches
1.8-V core logic and 3.3-V I/O cells with internal voltage regulator to generate 1.8-V core V
CC
Universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling environments
Supports PC Card or CardBus with hot insertion and removal
Supports 132-MBps burst transfers to maximize data throughput on both the PCI bus and the CardBus
Supports serialized IRQ with PCI interrupts
Programmable multifunction terminals
Serial ROM interface for loading subsystem ID and subsystem vendor ID
ExCA-compatible registers are mapped in memory or I/O space
Intel 82365SL–DF register compatible
Supports ring indicate, SUSPEND, PCI CCLKRUN protocol, and PCI bus lock (LOCK)
Provides VGA/palette memory and I/O, and subtractive decoding options, LED activity terminals
Fully interoperable with FireWire and i.LINK implementations of IEEE Std 1394
Compliant with
Intel Mobile Power Guideline 2000