參數(shù)資料
型號: PCI4510PDV
廠商: Texas Instruments, Inc.
英文描述: PC CARD AND INTEGRATED 1394A-2000 OHCI TWO PORT PHY/LINK LAYER CONTROLLER
中文描述: PC卡和綜合1394A端口- 2000 OHCI的兩個(gè)端口物理層/鏈路層控制器
文件頁數(shù): 75/220頁
文件大?。?/td> 1356K
代理商: PCI4510PDV
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁
43
4.4
Command Register
The PCI command register provides control over the PCI4510 interface to the PCI bus. All bit functions adhere to the
definitions in the
PCI Local Bus Specification
(see Table 43). None of the bit functions in this register are shared
among the PCI4510 PCI functions. Three command registers exist in the PCI4510 device, one for each function.
Software manipulates the PCI4510 functions as separate entities when enabling functionality through the command
register. The SERR_EN and PERR_EN enable bits in this register are internally wired OR between the three
functions, and these control bits appear to software to be separate for each function.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Command
Type
R
R
R
R
R
R
R
RW
R
RW
RW
R
R
RW
RW
RW
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
Offset:
Type:
Default:
Command
04h
Read-only, Read/Write
0000h
Table 43. Command Register Description
BIT
SIGNAL
TYPE
FUNCTION
1510
RSVD
R
Reserved. Bits 1510 return 0s when read.
9
FBB_EN
R
Fast back-to-back enable. The PCI4510 device does not generate fast back-to-back transactions; therefore,
this bit is read-only. This bit returns a 0 when read.
8
SERR_EN
RW
System error (SERR) enable. This bit controls the enable for the SERR driver on the PCI interface. SERR
can be asserted after detecting an address parity error on the PCI bus. Both this bit and bit 6 must be set
to 1 for the PCI4510 device to report address parity errors.
0 = Disables the SERR output driver (default)
1 = Enables the SERR output driver
7
STEP_EN
R
Address/data stepping control. The PCI4510 device does not support address/data stepping, and this bit
is hardwired to 0. Writes to this bit have no effect.
6
PERR_EN
RW
Parity error response enable. This bit controls the PCI4510 device response to parity errors through the
PERR signal. Data parity errors are indicated by asserting PERR, while address parity errors are indicated
by asserting SERR.
0 = PCI4510 device ignores detected parity errors (default).
1 = PCI4510 device responds to detected parity errors.
5
VGA_EN
RW
VGA palette snoop. When set to 1, palette snooping is enabled (that is, the PCI4510 device does not
respond to palette register writes and snoops the data). When the bit is 0, the PCI4510 device treats all
palette accesses like all other accesses.
4
MWI_EN
R
Memory write-and-invalidate enable. This bit controls whether a PCI initiator device can generate memory
write-and-invalidate commands. The PCI4510 controller does not support memory write-and-invalidate
commands, it uses memory write commands instead; therefore, this bit is hardwired to 0. This bit returns
0 when read. Writes to this bit have no effect.
3
SPECIAL
R
Special cycles. This bit controls whether or not a PCI device ignores PCI special cycles. The PCI4510 device
does not respond to special cycle operations; therefore, this bit is hardwired to 0. This bit returns 0 when
read. Writes to this bit have no effect.
2
MAST_EN
RW
Bus master control. This bit controls whether or not the PCI4510 device can act as a PCI bus initiator
(master). The PCI4510 device can take control of the PCI bus only when this bit is set.
0 = Disables the PCI4510 ability to generate PCI bus accesses (default)
1 = Enables the PCI4510 ability to generate PCI bus accesses
1
MEM_EN
RW
Memory space enable. This bit controls whether or not the PCI4510 device can claim cycles in PCI memory
space.
0 = Disables the PCI4510 response to memory space accesses (default)
1 = Enables the PCI4510 response to memory space accesses
0
IO_EN
RW
I/O space control. This bit controls whether or not the PCI4510 device can claim cycles in PCI I/O space.
0 = Disables the PCI4510 device from responding to I/O space accesses (default)
1 = Enables the PCI4510 device to respond to I/O space accesses
相關(guān)PDF資料
PDF描述
PCI4515 SINGLE SOCKET CARDBUS CONTROLLER WITH INTEGRATED
PCI4515GHK SINGLE SOCKET CARDBUS CONTROLLER WITH INTEGRATED
PCI4515ZHK SINGLE SOCKET CARDBUS CONTROLLER WITH INTEGRATED
PCI6420 Integrated 2-Slot PC Card & Dedicated Flash Media Controller
PCI6421 DUAL/SINGLE SOCKET CARDBUS AND ULTRAMEDIA CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI4510RGVF 功能描述:外圍驅(qū)動器與原件 - PCI Card & Integrated 1394a-2000 OHCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI4510RZVF 功能描述:外圍驅(qū)動器與原件 - PCI Card & Integrated 1394a-2000 OHCI RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI4510ZHK 制造商:Texas Instruments 功能描述:
PCI4512ZHK 功能描述:外圍驅(qū)動器與原件 - PCI Integ sngl-socket PC Card controller RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI4515 制造商:TI 制造商全稱:Texas Instruments 功能描述:SINGLE SOCKET CARDBUS CONTROLLER WITH INTEGRATED