![](http://datasheet.mmic.net.cn/330000/PCI4510PDV_datasheet_16443873/PCI4510PDV_67.png)
323
Secondary status register (PCI offset 16h): bits 1511, 8
CardBus subsystem vendor ID register (PCI offset 42h)
CardBus subsystem ID register (PCI offset 40h)
PC Card 16-bit I/F legacy mode base address register (PCI offset 44h)
System control register (PCI offset 80h): bits 3128, 2624, 2213, 11, 60
General control register (PCI offset 86h): bits 1514, 10, 3, 10
General-purpose event status register (PCI offset 88h): bits 76, 40
General-purpose event enable register (PCI offset 89h): bits 76, 40
General-purpose output register (PCI offset 8Bh): bits 40
Multifunction routing register (PCI offset 8Ch)
Retry status register (PCI offset 90h): bits 75, 3, 1
Card control register (PCI offset 91h)
Device control register (PCI offset 92h): bits 75, 30
Diagnostic register (PCI offset 93h)
Socket DMA register 0 (PCI offset 94h): bits 10
Socket DMA register 1 (PCI offset 98h): bits 154, 20
Power management capabilities register (PCI offset A2h): bit 15
Serial bus data register (PCI offset B0h)
Serial bus index register (PCI offset B1h)
Serial bus slave address register (PCI offset B2h)
Serial bus control/status register (PCI offset B3h): bits 7, 50
ExCA identification and revision register (ExCA offset 800h)
ExCA global control register (ExCA offset 81Eh): bits 20
CardBus socket power management register (CardBus offset 20h): bits 2524
3.8.13 Master List of Global Reset-Only Bits for 1394 OHCI (Function 1)
Global reset places all registers in their default state regardless of the state of the PME enable bit. The GRST signal
is gated only by the SUSPEND signal. This means that assertion of SUSPEND blocks the GRST signal internally,
thus preserving all register contents. The registers cleared only by GRST are:
CIS offset register (PCI offset 28h): bits 73
Subsystem vendor ID register (PCI offset 2Ch)
Subsystem ID register (PCI offset 2Eh)
Maximum latency/minimum grant register (PCI offset 3Eh)
Power management control and status register (PCI offset 48h): bits 15, 8, 1, 0
PHY control register (PCI offset ECh): bits 7, 40
Miscellaneous configuration register (PCI offset F0h): bits 15, 108, 50
Link enhancement control register (PCI offset F4h): bits 1512, 10, 87, 21
OHCI bus options register (OHCI offset 20h): bits 1512
OHCI GUID Hi register (OHCI offset 24h)
OHCI GUID Lo register (OHCI offset 28h)
OHCI Host controller control set/clear (OHCI offset 50h/54h): bit 23
OHCI link control set/clear (OHCI offset E0h/E4h): bit 6
PHY-Link loopback test register (local offset C14h): bits 64, 0
Link test control register (local offset C00h): bits 128
3.9
Low-Voltage CardBus Card Detection
The card detection logic of PCI4510 device include the detection of Cardbus cards with V
CC
= 3.3 V and V
PP
/V
CORE
= 1.8 V. The reporting of the 1.8-V CardBus card (V
CC
= 3.3 V, V
PP
/V
CORE
= 1.8 V) is reported through the socket
present state register as follows based on bit 10 (12V_SW_SEL) in the general control register (PCI offset 86h, see
Section 4.29):
If the 12V_SW_SEL bit is 0 (TPS2221 is used), then the 1.8-V CardBus card causes the 3VCARD bit in the
socket present state register to be set.