- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369953 > PCT789T-A PCI HSP56 World MicroModem/PCT303DW/PCT1789W PDF資料下載
參數(shù)資料
| 型號： | PCT789T-A |
| 英文描述： | PCI HSP56 World MicroModem/PCT303DW/PCT1789W |
| 中文描述： | 世界MicroModem/PCT303DW/PCT1789W的PCI HSP56 |
| 文件頁數(shù)： | 22/70頁 |
| 文件大?。?/td> | 872K |
| 代理商： | PCT789T-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
PC-TEL, Inc.
22
1789W0DOCDAT06A-0299
PCT1789W DATA SHEET
PCT303DW F
UNCTIONAL
D
ESCRIPTION
!
PRELIMINARY
PRELIMINARY
Clock Generation Subsystem
The PCT303DW contains an on-chip clock generator.
Using a single MCLK input frequency, the PCT303DW
can generate all the desired standard modem sample
rates, as well as the common 11.025 kHz rate for audio
playback.
The clock generator consists of two phase-locked loops
(PLL1 and PLL2) that achieve the desired sample
frequencies. Figure 15 illustrates the clock generator.
The architecture of the dual PLL scheme allows for fast
lock time on initial start-up, fast lock time when changing
modem sample rates, high noise immunity, and the
ability to change modem sample rates with a single
register write. A large number of MCLK frequencies
between 1 MHz and 60 MHz are supported.
In serial mode 2, the PCT303D operates as a slave
device. The clock generator is configured (by default) to
set the SCLK output equal to the MCLK input. The net
effect is the clock generator multiplies the MCLK input
by 20.
Programming the Clock Generator
As noted in Figure 15, the clock generator must output a
clock equal to 1024*Fs, where Fs is the desired sample
rate. The 1024*Fs clock is determined through
programming of the following registers:
Register 7—N1 divider, 8 bits.
Register 8—M1 divider, 8 bits.
Register 9—N2/M2 dividers, 4 bits/4 bits.
Register 10—CGM, 1 bit.
When using the PCT303DW for modem applications,
the clock generator can be programmed to allow for a
single register write to change the modem sampling
rate. These standard sample rates are shown in Table
10. The programming method is described below.
The main design consideration is the generation of a
base frequency, defined as the following:
N1 (register 7) and M1 (register 8) are 8-bit unsigned
values. F
MCLK
is the clock provided to the MCLK pin.
Table 11 lists several standard crystal oscillator rates
that could be supplied to MCLK. This list simply
represents a sample of MCLK frequency choices. Many
more are possible.
D15 D14 D13 D12 D11 D10 D9
D8
A
A
A
A
A
FSYNC
(mode 0)
SDI
SDO
0
0
0
D7
D6
D5
D4
D3
D2
D1
D0
D
D
D
D
D
D
D
D
R/W
FSYNC
(mode 1)
Figure 14 Secondary Communication Data Format - Write Cycle
Table 10 N2, M2 Values (CGM = 0, 1)
Fs (Hz)
7200
8000
8229
8400
9000
9600
10286
N2
2
9
7
6
4
3
7
M2
2
10
8
7
5
4
10
FBase
FMCLK
M
1
N
1
36.864
MHz CGM
,
0
=
=
=
FBase
1
N
1 25
16
FMCLKM
36.864
MHz CGM
,
1
=
=
=
相關PDF資料 |
PDF描述 |
|---|---|
| PCX-150 | 150A QUASI- CW LASER DIODE DRIVER/PULSED CURRENT SOURCE |
| PCX-6220 | 150A 40V QUASI-CW LASER DIODE DRIVER/PULSED CURRENT SOURCE |
| PCXO116 | Logic IC |
| PD-110A | CAP,CERM,TRIM,5mm,9-50pf, 200VDC COLOR GREEN,2 LEADS |
| PD-110B | CAP,CERM,TRIM,8mm,8.5-100pF, 250V,COLOR PURPLE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCT789T-C | 制造商:PCTEL 功能描述:PCI MODEM CHIP |
| PCT789T-C1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PCT900 | 制造商:General Tools 功能描述:Combination Contact/Non-Contact Laser Tachometer 制造商:General Tools 功能描述:TACHOMETERMINI PHOTO |
| PCT-A | 制造商:Cooper Interconnect 功能描述: 制造商:Cooper Bussmann 功能描述: 制造商:COOPER BUSSMANN 功能描述:Fuse Holder 125V Pin Through Hole |
| PCTABLE | 制造商:Black Box Corporation 功能描述:PC / UTILITY TABLE 28"H X 36"W X 24"D |
發(fā)布緊急采購，3分鐘左右您將得到回復。