參數(shù)資料
型號(hào)： pentium II
廠商： Intel Corp.
英文描述： pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器)
中文描述： 奔騰II處理器芯片上緩存手機(jī)模塊連接器1（MMC管理- 1）（帶緩存和連接器1的奔二處理器）
文件頁(yè)數(shù)： 10/34頁(yè)
文件大?。?/td> 582K
代理商： PENTIUM II
10
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
3.1.3.
PCI (56 Signals)
Table 3 lists the PCI interface signals.
Table 3. PCI Signal Description
Name
Type
Voltage
Description
AD[31:0]
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
I/O
PCI
V_3
Address/Data:
The standard PCI address and data lines. The address is driven with
FRAME# assertion and data is driven or received in following clocks.
C/BE[3:0]#
V_3
Command/Byte Enable:
The command is driven with FRAME# assertion and byte
enables corresponding to supplied or requested data is driven on the following clocks.
FRAME#
V_3
Frame:
Assertion indicates the address phase of a PCI transfer. Negation indicates that
the cycle initiator desires one more data transfer.
DEVSEL#
V_3
Device Select:
The 82443DX Host Bridge drives this signal when a PCI initiator is
attempting to access DRAM.
DEVSEL# is asserted at medium decode time.
IRDY#
V_3
Initiator Ready:
Asserted when the initiator is ready for data transfer.
TRDY#
V_3
Target Ready:
Asserted when the target is ready for data transfer.
STOP#
V_3
Stop:
Asserted by the target to request the master to stop the current transaction.
PLOCK#
V_3
Lock:
Indicates an exclusive bus operation and may require multiple transactions to
complete. When LOCK# is asserted, nonexclusive transactions may proceed. The
82443DX supports lock for CPU initiated cycles only. PCI initiated locked cycles are not
supported.
REQ[4:0]#
I
PCI
O
PCI
I
PCI
V_3
PCI Request:
PCI master requests for PCI.
GNT[4:0]#
V_3
PCI Grant:
Permission is given to the master to use PCI.
PHOLD#
V_3
PCI Hold:
This signal comes from the expansion bridge; it is the bridge request for PCI.
The 82443DX Host Bridge will drain the DRAM write buffers, drain the processor-to-PCI
posting buffers, and acquire the host bus before granting the request via PHLDA#. This
ensures that GAT timing is met for ISA masters.
The PHOLD# protocol has been
modified to include support for passive release.
PHLDA#
O
PCI
V_3
PCI Hold Acknowledge:
The 82443DX Host Bridge drives this signal to grant PCI to
the expansion bridge. The PHLDA# protocol has been modified to include support for
passive release.
PAR
I/O
PCI
I/O
PCI
I/O D
PCI
V_3
Parity:
A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
SERR#
V_3
System Error:
The 82443DX asserts this signal to indicate an error condition. Please
refer to the
Intel
a
440BX PCIset Datasheet
for further information.
CLKRUN#
V_3
Clock Run:
An open-drain output and input.
The 82443DX Host Bridge requests the
central resource (PIIX4E/M) to start or maintain the PCI clock by asserting CLKRUN#.
The 82443DX Host Bridge tri-states CLKRUN# upon deassertion of Reset (since CLK is
running upon deassertion of Reset).
PCI_RST#
I
CMOS
V_3
Reset:
When asserted, this signal asynchronously resets the 82443DX Host Bridge.
The PCI signals also tri-state, compliant with the
PCI Rev 2.1 specifications
.
相關(guān)PDF資料
PDF描述
PERICOMPI7C8150 2-Port PCI-to-PCI Bridge
PESDXL2BT Low capacitance double bidirectional ESD protection diodes in SOT23
PESDXL2UM LJT 23C 21#20 2#16 PIN RECP
PETAM1270BK300R BRAID SLEEVING 300M
PETAM1270BK50C 5V RS232 Transceiver with One Receiver Active in SHUTDOWN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*