- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367908 > pentium II (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) PDF資料下載
參數(shù)資料
| 型號(hào)： | pentium II |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機(jī)模塊連接器1（MMC管理- 1）（帶緩存和連接器1的奔二處理器） |
| 文件頁數(shù)： | 26/34頁 |
| 文件大?。?/td> | 582K |
| 代理商： | PENTIUM II |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
26
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
4.6.2.1
BCLK Signal Quality Specifications and
Measurement Guidelines
Table 17 describes the signal quality specifications at the
processor core for the BCLK signal. Figure 4 describes the
signal quality waveform for the BCLK at the processor core
pins.
Table 17. BCLK Signal Quality Specifications at the Processor Core
Parameter
Min
Max
Unit
BCLK V
IL
2
0.7
V
V2:
1.8
V
V
IN
Absolute Voltage Range
3
-0.8
3.5
V
V4:
1.8
V
Falling Edge Ringback
4
0.7
V
T#
V1:
BCLK V
IH
2
V3:
Rising Edge Ringback
4
V5:
BCLK rising/falling slew-rate
0.8
4
V/ns
NOTES:
1.
Unless otherwise noted, all specifications in this table apply to all Intel mobile modules.
2.
BCLK must rise and fall monotonically between VIL,BCLK and VIH, BCLK.
The mobile Pentium II processor with on-die cache PSB clock overshoot and undershoot specification for 66-
MHz operation.
3.
4.
The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can dip back to after passing the VIH (rising) or VIL (falling) voltage limits.
For proper signal termination, refer to the Clocking Guidelines in the
Mobile Pentium
a
II Processor / 440BX
PCIset Advanced Platform Recommend Design and Debug Practices.
5.
V2
V1
V3
V3
T3
V5
V4
T6
T4
T5
000806
Figure 4. BCLK, TCK, and PICCLK Generic Clock Waveform at the Processor Core Pin
4.7
The Voltage Regulator
The DC voltage regulator (DC/DC converter) provides the
appropriate core voltage, the I/O ring voltage, and the
sideband signal pullup voltage for the Pentium II processor
with on-die cache mobile module. The voltage range is 5
volts to 21 volts.
4.7.1
Voltage Regulator Efficiency
Table 18 lists the voltage regulator efficiencies.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PERICOMPI7C8150 | 2-Port PCI-to-PCI Bridge |
| PESDXL2BT | Low capacitance double bidirectional ESD protection diodes in SOT23 |
| PESDXL2UM | LJT 23C 21#20 2#16 PIN RECP |
| PETAM1270BK300R | BRAID SLEEVING 300M |
| PETAM1270BK50C | 5V RS232 Transceiver with One Receiver Active in SHUTDOWN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。