參數(shù)資料
型號(hào)： pentium II
廠商： Intel Corp.
英文描述： pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器)
中文描述： 奔騰II處理器芯片上緩存手機(jī)模塊連接器1（MMC管理- 1）（帶緩存和連接器1的奔二處理器）
文件頁(yè)數(shù)： 28/34頁(yè)
文件大?。?/td> 582K
代理商： PENTIUM II
28
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
4.7.2.1
Voltage Signal Definition and Sequencing
Table 19. Voltage Signal Definitions and Sequences
Signal
Source
Definitions and Sequences
V_DC
System
Electronics
DC voltage is driven from the power supply and is required to be between 5V
and 21V DC. V_DC powers the module’s DC-to-DC converter for processor
core and I/O voltages. It cannot be hot inserted or removed while V_DC is
powered on.
V_3
System
Electronics
V_3 is supplied by the system electronics for the 82443DX.
V_5
System
Electronics
V_5 is supplied by the system electronics for the 82443DX’s 5.0-V reference
voltage and the voltage regulator.
V_3S
System
Electronics
V_3S is supplied by the system electronics. This is a 3.3-V power supply that
is turned off during suspend during system states STR, STD, and Soff.
VR_ON
System
Electronics
Enables the voltage regulator circuit. When driven active high (3.3V) the
voltage regulator circuit on the module is activated. The signal driving VR_ON
should be a digital signal with a rise and fall time of less than or equal to 1
μ
s.
(VIL (max)=0.4V, VIH (min)=3.0V.)
V_CORE
(also a host bus GTL+
termination voltage VTT)
Module
A result of VR_ON being asserted, V_CORE is an output of the DC-DC
regulator on the module and is driven to the core voltage of the processor. It is
also used as the host bus GTL+ termination voltage, known as VTT.
V_BSB_IO
Module
V_BSB_IO is 1.8V. The system electronics uses this voltage to power the L2
cache-to-processor interface circuitry.
VR_PWRGD
Module
Upon sampling the voltage level of V_CORE (minus tolerances for ripple),
VR_PWRGD is driven active high. If VR_PWRGD is not sampled active within
1 second of the assertion of VR_ON, then the system electronics should
deassert VR_ON. After V_CORE is stabilized, VR_PWRGD will assert to logic
high (3.3V). This signal
must not be pulled up
by the system electronics.
VR_PWRGD should be “ANDed” with V_3s to generate the PIIX4E/M input
signal, PWROK. The system electronics should monitor VR_PWRGD to verify
it is asserted high prior to the active high assertion of PIIX4E/M PWROK.
V_CPUIO
Module
V_CPUIO is 2.5V. The system electronics uses this voltage to power the
PIIX4E/M-to-processor interface circuitry, as well as the HCLK(0:1) drivers for
the processor clock.
The following list provides additional specifications and clarifications of the power sequence timing and Figure 5 provides an
illustration of the power sequence timing.
1.
The VR_ON signal
may only be
asserted to a logical high by a digital signal
after
V_DC
≥
4.7 volts, V_5
≥
4.5
volts, and V_3
≥
3.0 volts.
The Rise Time and Fall Time of VR_ON
must
be less than or equal to
1 microsecond
when it goes through its Vil
to Vih.
VR_ON has its Vil(max) = +0.4 volts and Vih(min) = +3.0 volts.
The VR_PWRGD will get asserted to logic high (3.3 volts) after V_CORE is stabilized and V_DC reaches 5.0
volts. This signal should not and can not be pulled up by the system electronics.
In the power-on process, Intel recommends to raise the higher voltage power plane first (V_DC), followed by the
lower power planes (V_5, V_3), and finally assert VR_ON after above voltage levels are met on all rails. The
power-off process should be the reverse process, i.e. VR_ON gets deasserted, followed by the lower power
planes, and finally the higher power plane.
VR_ON must monotonically rise through its Vil to Vih and fall through its Vih to Vil points. The sign of slope can
not change between Vil and Vih in rising and Vih and Vil in falling.
VR_ON must provide an instantaneous in-rush current to the module with the following values as listed in Table
20.
2.
3.
4.
5.
6.
7.
相關(guān)PDF資料
PDF描述
PERICOMPI7C8150 2-Port PCI-to-PCI Bridge
PESDXL2BT Low capacitance double bidirectional ESD protection diodes in SOT23
PESDXL2UM LJT 23C 21#20 2#16 PIN RECP
PETAM1270BK300R BRAID SLEEVING 300M
PETAM1270BK50C 5V RS232 Transceiver with One Receiver Active in SHUTDOWN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*