- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367908 > pentium II (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium II |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機模塊連接器1（MMC管理- 1）（帶緩存和連接器1的奔二處理器） |
| 文件頁數(shù)： | 25/34頁 |
| 文件大?。?/td> | 582K |
| 代理商： | PENTIUM II |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
25
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
4.6.2
AC Requirements
Table 16 provides the PSB clock (BCLK) AC requirements
for the Pentium II processor with on-die cache mobile
module MMC-1.
Table 16. BCLK AC Specifications at the Processor Core Pins
1,2,3
Min
Nom
T#
PSB Frequency
4
Parameter
Max
Unit
Figure
Notes
66.67
MHz
All processor core
frequencies
T1:
BCLK Period
4,5
BCLK Period Stability
6,7,8
15.0
ns
T2:
±250
ps
T3:
BCLK High Time
5.3
ns
At >1.8V
T4:
BCLK Low Time
BCLK Rise Time
8
BCLK Fall Time
8
5.3
ns
At <0.7V
T5:
0.175
0.875
ns
(0.9V-1.6V)
T6:
0.175
0.875
ns
(1.6V-0.9V)
NOTES:
1.
Unless otherwise noted, all specifications in this table apply to all Intel mobile modules.
2.
All AC timings for the GTL+ signals are referenced to the BCLK rising edge at 1.25V at the processor core pin. All GTL+ signal
timings (address bus, data bus, etc.) are referenced at 1.00V at the processor core pins.
3.
All AC timings for the CMOS signals are referenced to the BCLK rising edge at 1.25V at the processor core pin. All CMOS signal
timings (compatibility signals, etc.) are referenced at 1.25V at the processor core pins.
4.
The internal core clock frequency is derived from the PSB clock. The PSB clock to core clock ratio is determined during
initialization as described and is predetermined by the Pentium II processor with on-die cache mobile module.
5.
The BCLK period allows +0.5 ns tolerance for clock driver variation. See the
CK97 Clock Synthesizer/Driver Specification
for
further information.
6.
Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew
between devices.
7.
The clock driver’s closed loop jitter bandwidth must be set low to allow any PLL-based device to track the jitter created by the
clock driver. The -20 dB attenuation point, as measured into a 10-pF to 20-pF load, should be less than 500 kHz. This
specification may be ensured by design characterization and/or measured with a spectrum analyzer. See the
CK97 Clock
Synthesizer/Driver Specification
for further details.
8.
Not 100% tested. Specified by design characterization as a clock driver requirement.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PERICOMPI7C8150 | 2-Port PCI-to-PCI Bridge |
| PESDXL2BT | Low capacitance double bidirectional ESD protection diodes in SOT23 |
| PESDXL2UM | LJT 23C 21#20 2#16 PIN RECP |
| PETAM1270BK300R | BRAID SLEEVING 300M |
| PETAM1270BK50C | 5V RS232 Transceiver with One Receiver Active in SHUTDOWN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復。