- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368232 > PSD713S5 Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) PDF資料下載
參數(shù)資料
| 型號： | PSD713S5 |
| 英文描述： | Field Programmable Microcontroller Peripherals with Supervisory Functions(可編程邏輯，4K位SRAM,27個可編程I/O,通用PLD有66個輸入) |
| 中文描述： | 現(xiàn)場可編程微控制器外圍設備具有監(jiān)督職能（可編程邏輯，4K的位的SRAM，27余個可編程輸入/輸出，通用PLD的有66個輸入） |
| 文件頁數(shù)： | 71/104頁 |
| 文件大小： | 515K |
| 代理商： | PSD713S5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
PSD7XX Family
13-71
Watchdog Timeout Output
Once enabled, the Watchdog Timer counts down using the selected clock rate. It is
re-loaded by the PPLD output WDOG_CLR or internal reset. If the WatchDog is not
re-loaded in the time period specified in the PSDsoft Design Tool, the WatchDog times out
and generates the WDOG_RST signal to the Reset Generator and WDOG_ON to the
PPLD. The WDOG_ON signal can be used as a GPLD output to generate an interrupt to
the microcontroller.
The WDOG_RST signal can create an internal reset pulse and activate the RST_OUT pins.
The pulse width of the RST_OUT and WDOG_ON output is controlled by the Pulse
Generator.
Watchdog Timer in Power-Down Mode
When the PSD7XX enters into power down mode, the WatchDog Timer continues to
count and the operation is not affected. The RST_OUT and PPLD are still fully functional.
The PSD7XX consumes considerably less power in the power-down mode if the internal
oscillator is selected as the WatchDog clock source instead of CLKIN.
Battery Backup
The PC2 (VSTBY) pin is the input for an external battery backup voltage for the onboard
SRAM. As V
CC
falls below the value of VSTBY, an automatic internal power switchover
occurs which connects the external battery power to the onboard SRAM. The minimum
SRAM data retention voltage is 2.0V and the standby current is typically 0.5μA.
At switchover, the PC3 (CEOUT) chip select pin is automatically forced inactive and the
PC4 (VSTBYON) pin is driven active.
CEOUT can be defined in PSDsoft as a chip select for an external battery backup SRAM,
FLASH, or EEPROM. During normal operation, CEOUT is driven directly by the output of a
Micro
cell (Mcell3) to select or deselect the memory device. In battery backup mode,
CEOUT is driven high automatically to deselect the memory device. This ensures minimal
power consumption (external battery backup SRAM) and protects against inadvertent writes
during standby mode.
VSTBYON is an external indication that the PSD has switched to standby power mode. It
can be used at the designer’s discretion.
Supervisory
Function
(cont.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD813F4 | Flash In System Programmable Mirocomputer Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) |
| PSD813F | Flash In-System-Programmable Microcontroller Peripherals(閃速，在系統(tǒng)可編程微控制器外圍器件，1M位閃速存儲器，256K位EEPROM，16K位SRAM) |
| PSD813FH(中文) | Field Programmble Microcontroller Peripherals With Flash Memory(帶閃存的現(xiàn)場可編程微控制器) |
| PSD813FN(中文) | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場可編程微控制器) |
| PSD813FN | Field Programmble Microcontroller Peripherals(帶閃存的現(xiàn)場可編程微控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD-7155 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD-7155D | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Duct Housing, 4-wire, less detector head |
| PSD-7156 | 制造商:GAMEWELL-FCI 制造商全稱:GAMEWELL-FCI 功能描述:Photoelectric smoke detector |
| PSD715F | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
| PSD717F | 制造商:PACELEADER 制造商全稱:PACELEADER INDUSTRIAL 功能描述:SURFACE MOUNT SCHOTTKY BARRIER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復。