- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361238 > Q67120-C1056SAB-C501G-1EP IC-8-BIT CPU PDF資料下載
參數(shù)資料
| 型號(hào)： | Q67120-C1056SAB-C501G-1EP |
| 英文描述： | IC-8-BIT CPU |
| 中文描述： | 集成電路8位CPU |
| 文件頁(yè)數(shù)： | 63/121頁(yè) |
| 文件大小： | 1000K |
| 代理商： | Q67120-C1056SAB-C501G-1EP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
Semiconductor Group
6-29
On-Chip Peripheral Components
C501
6.3
Serial Interface
The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-
buffered, meaning it can commence reception of a second byte before a previously received byte
has been read from the receive register. (However, if the first byte still hasn’t been read by the time
reception of the second byte is complete, one of the bytes will be lost). The serial port receive and
transmit registers are both accessed at special function register SBUF. Writing to SBUF loads the
transmit register, and reading SBUF accesses a physically separate receive register.
The serial port can operate in 4 modes (one synchronous mode, three asynchronous modes):
Mode 0, Shift Register (Synchronous) Mode:
Serial data enters and exits through RxD. TxD outputs the shift clock. 8 data bits are transmitted/
received: (LSB first). The baud rate is fixed at
1
/
12
of the oscillator frequency. (See
section 6.3.4
for
more detailed information)
Mode 1, 8-Bit USART, Variable Baud Rate:
10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first),
and a stop bit (1). On receive, the stop bit goes into RB8 in special function register SCON. The
baud rate is variable. (See
section 6.3.5
for more detailed information)
Mode 2, 9-Bit USART, Fixed Baud Rate:
11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first),
a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in SCON) can be
assigned to the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into
TB8. On receive, the 9th data bit goes into RB8 in special function register SCON, while the stop
bit is ignored. The baud rate is programmable to either
1
/
32
or
1
/
64
of the oscillator frequency. (See
section 6.3.6
for more detailed information)
Mode 3, 9-Bit USART, Variable Baud Rate:
11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first),
a programmable 9th data bit, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects
except the baud rate. The baud rate in mode 3 is variable.(See
section 6.3.6
for more detailed
information)
In all four modes, transmission is initiated by any instruction that uses SBUF as a destination
register. Reception is initiated in mode 0 by the condition RI = 0 and REN = 1. Reception is initiated
in the other modes by the incomming start bit if REN = 1.
The serial interface also provides interrupt requests when transmission or reception of a frames
have been completed. The corresponding interrupt request flags are TI or RI, resp. See
chapter 7
of this user manual for more details about the interrupt structure. The interrupt request flags TI and
RI can also be used for polling the serial interface, if the serial interrupt is not to be used (i.e. serial
interrupt not enabled).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67120-C508 | IC-SM-8-BIT CPU 12-MHZ |
| Q67121C2168A1 | IC-SM-16 BIT CPU |
| Q67121C452 | IC-SM-8-BIT CPU-12MHZ |
| Q67126-C2088 | RF inductor, ceramic core, 2% tol, SMT, RoHS |
| Q67127-C2036SAB-C161R1-L16M | IC-SM-16 BIT CPU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67120-C106 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Microprocessing |
| Q67120-C122 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Microprocessor |
| Q67120-C124 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Microprocessor |
| Q67120-C195 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Single-Chip Microcontroller |
| Q67120-C196 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Single-Chip Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。