- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361238 > Q67120-C1056SAB-C501G-1EP IC-8-BIT CPU PDF資料下載
參數(shù)資料
| 型號： | Q67120-C1056SAB-C501G-1EP |
| 英文描述： | IC-8-BIT CPU |
| 中文描述： | 集成電路8位CPU |
| 文件頁數(shù)： | 82/121頁 |
| 文件大?。?/td> | 1000K |
| 代理商： | Q67120-C1056SAB-C501G-1EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當(dāng)前第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
Semiconductor Group
7-4
Interrupt System
C501
7.1.2 Interrupt Request / Control Flags
The
external interrupts 0 and 1
(INT0 and INT1) can each be either level-activated or negative
transition-activated, depending on bits IT0 and IT1 in register TCON. The flags that actually
generate these interrupts are bits IE0 and lE1 in TCON. When an external interrupt is generated, the
flag that generated this interrupt is cleared by the hardware when the service routine is vectored too,
but only if the interrupt was transition-activated. lf the interrupt was level-activated, then the
requesting external source directly controls the request flag, rather than the on-chip hardware.
The
timer 0 and timer 1 interrupts
are generated by TF0 and TF1 in register TCON, which are set
by a rollover in their respective timer/counter registers. When a timer interrupt is generated, the flag
that generated it is cleared by the on-chip hardware when the service routine is vectored too.
Special Function Register TCON (Address 88H)
Reset Value : 00H
The shaded bits are not used for interrupt control.
Bit
Function
TF1
Timer 1 overflow flag
Set by hardware on timer/counter 1 overflow. Cleared by hardware when
processor vectors to interrupt routine.
TF0
Timer 0 overflow flag
Set by hardware on timer/counter 0 overflow. Cleared by hardware when
processor vectors to interrupt routine.
IE1
External interrupt 1 request flag
Set by hardware when external interrupt 1 edge is detected. Cleared by hardware
when processor vectors to interrupt routine.
IT1
External interrupt 1 level/edge trigger control flag
If IT1 = 0, low level triggered external interrupt 1 is selected.
If IT1 = 1, falling edge triggered external interrupt 1 is selected.
IE0
External interrupt 0 request flag
Set by hardware when external interrupt 0 edge is detected. Cleared by hardware
when processor vectors to interrupt routine.
IT0
External interrupt 0 level/edge trigger control flag
If IT0 = 0, low level triggered external interrupt 0 is selected.
If IT0 = 1, falling edge triggered external interrupt 0 is selected.
TF1
TR1
TF0
TR0
88H
TCON
Bit No.
8F
H
MSB
LSB
88
H
IE1
IT1
IE0
IT0
8E
H
8D
H
8C
H
8B
H
8A
H
89
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Q67120-C508 | IC-SM-8-BIT CPU 12-MHZ |
| Q67121C2168A1 | IC-SM-16 BIT CPU |
| Q67121C452 | IC-SM-8-BIT CPU-12MHZ |
| Q67126-C2088 | RF inductor, ceramic core, 2% tol, SMT, RoHS |
| Q67127-C2036SAB-C161R1-L16M | IC-SM-16 BIT CPU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Q67120-C106 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Microprocessing |
| Q67120-C122 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Microprocessor |
| Q67120-C124 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Microprocessor |
| Q67120-C195 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Single-Chip Microcontroller |
| Q67120-C196 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit Single-Chip Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。