- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA6721E (NXP SEMICONDUCTORS) SXGA RGB to TFT graphics engine(XGA RGB 到 TFT圖形引擎) PDF資料下載
參數(shù)資料
| 型號： | SAA6721E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 圖形處理器 |
| 英文描述： | SXGA RGB to TFT graphics engine(XGA RGB 到 TFT圖形引擎) |
| 中文描述： | GRAPHICS PROCESSOR, PBGA292 |
| 封裝： | 27 X 27 MM, 1.75 MM HEIGHT, PLASTIC, SOT-489-1, BGA-292 |
| 文件頁數(shù)： | 20/72頁 |
| 文件大?。?/td> | 360K |
| 代理商： | SAA6721E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當(dāng)前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
1999 May 11
20
Philips Semiconductors
Preliminary specification
SXGA RGB to TFT graphics engine
SAA6721E
If the data transfer was a read transfer and the master was
receiver, the master must not generate an acknowledge
before the STOP condition.
7.8
De-interlacing algorithms
The SAA6721E features several de-interlacing algorithms
for processing interlaced video data. Depending on the
algorithm different memory bandwidths and field
memories are needed.
7.8.1
S
TATIC MESH MODE
This mode allows de-interlacing without any image
processing and filtering. A field store for 2 fields is
necessary. De-interlacing is achieved by simply putting
lines together in the right order from the odd and even
fields in the field store and generating the output frame.
7.8.2
S
PATIAL FILTERING
The spatial filtering mode requires 2 field memories, but
only one memory is used at a time. For the calculation of
the whole frame from an odd field, the missing even lines
are interpolated from the odd lines before and after.
Processing of the even field is done in the same way.
7.8.3
T
EMPORAL FILTERING
The filtering algorithm needs 4 field memories and will be
applied temporally to subsequent fields.
The missing even line in an odd frame will be calculated by
interpolation from the corresponding even lines in the even
fields before and after. The odd line handling is done in the
same way.
7.9
Scaling algorithm
The SAA6721E features different scaling engines for up
and downscaling, for both horizontal and vertical
processing. The horizontal scaling engines are
independent from each other. The vertical scaling engines
share the line buffer, so they cannot operate in parallel.
7.9.1
U
PSCALING
The upscaling engine is used for enlarging the incoming
video frames. It can be used for zooming both RGB and
YUV video data. The magnification can be programmed
individually for horizontal and vertical scaling.
The maximum scaling factor for both directions is 64.
The implemented filter algorithm (see Fig.10) uses
interpolation with pixel enhancement, based on a free
programmable transition function. It is therefore possible
to define the transition between two calculated pixels to
obtain different sharpness characteristics. This transition
function must be defined in the 7 bits
×
64 look-up table,
with a number ranging from 0 to 64. Different functions can
be programmed for horizontal and vertical scaling.
Fig.10 Interpolation function definition.
(1) The linear interpolation results in smoothing the sharp edges of the original picture if a pixel must be calculated.
(2) Some kind of
1
x
function results in sharper edges, because of the smaller transition interval.
(3) Phase correct pixel repetition can be done with this function.
handbook, full pagewidth
MHB250
ratio between
input pixels A, B
intensity of
output pixel O
A
B
O
0% A,
100% B
0% A,
100% B
100% A,
0% B
100% A,
0% B
(1)
(3)
(2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA6750 | Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | Encoder for MPEG2 image recording EMPIRE |
| SAA6752HS | MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA7102 | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| SAA7102E | Digital video encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6752HS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。