![](http://datasheet.mmic.net.cn/390000/ST63T69B1_datasheet_16835128/ST63T69B1_43.png)
14-BIT PWM D/A CONVERTER
The ST6369 PWM D/A CONVERTER (HDA) is
composed of a 14-bit counterthat allows the con-
version of the digital contentin an analog voltage,
available at the HDA output pin, by using Pulse
Width Modification (PWM), and Bit Rate Multiplier
(BRM) techniques.
The tuning word consists of a 14-bit word con-
tained inthe registersHDADATA1(location 0EEH)
and HDADATA2 (location 0EFH). Coarse tuning
(PWM) isperformedusing thesevenMSBits,while
fine tuning (BRM) is performed using the data in
the seven LSBits.With all zerosloaded the output
is zero;asthe tuningvoltageincreases from all ze-
ros, the number of pulses in one period increasto
128 with all pulses being the same width. For val-
ues larger than 128, the PWM takes over and the
number of pulses in one period remains constant
at 128, but the width changes.At the other end of
the scale, when almost all ones are loaded, the
pulses will startto link together and the number of
pulses will decrease. When all ones are loaded,
the outputwill be almost100% high but will have a
low pulse (1/16384 of the high pulse).
OutputDetails
Inside the on-chip D/A CONVERTER are included
the registerlatches,areferencecounter,PWMand
BRM control circuitry. In the ST6369 the clock for
the 14-bit reference counteris 2MHz derived from
the 8MHz system clock. From the circuit point of
view, the seven most significant bits control the
coarse tuning,while the seven leastsignificant bits
control the fine tuning. From the application and
software point of view, the 14 bits can be consid-
ered asone binary number.
As already mentionedthe coarse tuningconsistsof
a PWMsignal with128 steps; we can considerthe
fine tuningto cover128 coarse tuning cycles.The
addition of pulses is described in the following Ta-
ble.
FIne Tuning
(7 LSB)
N
°
of Pulses added at
the following cycles
(0...127)
0000001
64
0000010
32, 96
0000100
16, 48, 80, 112
0001000
8, 24, ....104, 120
0010000
4, 12, ....116, 124
0100000
2, 6, .....122, 126
1000000
1, 3, .....125, 127
Table 11. Fine Tuning PulseAddition
The HDA outputpin has astandard drivepush-pull
output configuration.
HDA Tuning Cell Registers
Figure 48. HDA Data Register 1
D7-D0.
These are the 8 least significant HDA data
bits. Bit 0 is the LSB.This registeris undefined on
reset.
Figure 49. HDA Data Register 2
D7-D6.
Thesebits are not used.
D5-D0.
These are the 6 mostsignificant HDA data
bits. Bit5 is the MSB. This registeris undefined on
reset.
HDADR1
HDA Data Register 1
(0EEH, Write only)
D7 D6 D5 D4 D3 D2 D1 D0
HDA Data Bits(LSB)
HDADR2
HDA Data Register 2
(0EFH, Write only)
D7 D6 D5 D4 D3 D2 D1 D0
HDA Data Bits(LSB)
Unused
ST6369
39/67