- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371180 > T8534 T8533/34 Quad Programmable Line Card Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | T8534 |
| 英文描述： | T8533/34 Quad Programmable Line Card Signal Processor |
| 中文描述： | T8533/34四線卡可編程信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 34/48頁(yè) |
| 文件大小： | 890K |
| 代理商： | T8534 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
Preliminary Data Sheet
July 2001
Signal Processor
T8533/34 Quad Programmable Line Card
34
Agere Systems Inc.
Timing Characteristics
Table 15. Timing Characteristics
* PCM clock (BCLK) must be synchronous with both FS and MCLK, if used. If MCLK is used, then the rising edge of MCLK must coincide with
the rising edge of BCLK within 10 ns.
The t
SXBDLY
delay is from either DCLK or CS, whichever transition is later, for the first bit of the byte.
Symbol
f
DCLK
f
BCLK
Parameter
Test Conditions
—
—
Min
—
—
—
—
—
—
—
—
—
Typ
—
256
512
1024
2048
4096
8192
16384
—
Max
4096
—
—
—
—
—
—
—
100 ns in
100 ms = 1 ppm
60
60
—
Unit
kHz
kHz
kHz
kHz
kHz
kHz
kHz
kHz
—
Serial Bus Clock Frequency
Allowable PCM Bus Clock Fre-
quencies* (512 kHz minimum
if linear encoding is selected.)
—
Jitter of BCLK
—
—
—
Serial Bus Clock Duty Cycle
PCM Bus Clock Duty Cycle
Chip Select Setup Time, Normal
Mode
Chip Select Hold Time, Normal
Mode
Serial Bus Output Data Delay,
Normal Mode
Serial Bus Input Data Hold
Time, Normal Mode
Serial Bus Input Data Setup
Time, Normal Mode
Frame Strobe Setup Time
—
—
40
40
7
50
50
—
%
%
ns
t
CSSETUP
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
Serial clock frequency
= 4.096 MHz
PCM clock frequency
= 16.384 MHz
PCM clock frequency
= 16.384 MHz
FS synchronous with
BCLK
PCM clock frequency
= 16.384 MHz
t
CSHOLD
4
—
—
ns
t
SXDLY
—
—
9
ns
t
SDHOLD
4
—
—
ns
t
SDSETUP
7
—
—
ns
t
FSSETUP
7
—
—
ns
t
FSHOLD
Frame Strobe Hold Time
4
—
—
ns
t
FSWIDTH
Frame Strobe Width
t
BCLK
—
125
μ
s
t
BCLK
ns
t
XDLY
PCM Bus Output Data Delay
—
—
9
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8535B | T8535B/T8536B Quad Programmable Codec |
| T8536B | T8535B/T8536B Quad Programmable Codec |
| T8538B | T8538B Quad Programmable Codec |
| T923CFAA | T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter |
| T923WFAA | T92-Type 10 Gbits/s 1300 nm Uncooled DFB Laser Transmitter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8535B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
| T8536B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8535B/T8536B Quad Programmable Codec |
| T8538B | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8538B Quad Programmable Codec |
| T85471G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85471J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。