參數(shù)資料
型號(hào): TPS650732TRSLRQ1
廠商: TEXAS INSTRUMENTS INC
元件分類: 電源管理
英文描述: POWER SUPPLY SUPPORT CKT, PQCC48
封裝: 6 X 6 MM, 0.4 MM PITCH, GREEN, PLASTIC, QFN-48
文件頁(yè)數(shù): 35/90頁(yè)
文件大?。?/td> 1375K
代理商: TPS650732TRSLRQ1
TSX1
TSX2
TSY1
TSY2
RX1
RX2
R Y1
R Y2
R C
NMOS
TSREF
TGATE
TOINT BLOCK
STANDBY MODE
TGATE
22kW
TRESHOLD
DETECTOR
Dataline
stable;
datavalid
DATA
CLK
Change
ofdata
allowed
SLVSAP7 – JANUARY 2011
www.ti.com
Figure 38. Touch Screen Standby Mode
I2C Interface Specification:
Serial interface
The serial interface is compatible with the standard and fast mode I2C specifications, allowing transfers at up to
400kHz. The interface adds flexibility to the power supply solution, enabling most functions to be programmed to
new values depending on the instantaneous application requirements and charger status to be monitored. The
has a 7-Bit address: ‘1001000’, other addresses are available upon contact with the factory. Attempting to read
data from register addresses not listed in this section will result in 00h being read out. For normal data transfer,
SDAT is allowed to change only when SCLK is low. Changes when SCLK is high are reserved for indicating the
start and stop conditions. During data transfer, the data line must remain stable whenever the clock line is high.
There is one clock pulse per Bit of data. Each data transfer is initiated with a start condition and terminated with
a stop condition. When addressed, the device generates an acknowledge Bit after the reception of each byte.
The master device (microprocessor) must generate an extra clock pulse that is associated with the acknowledge
Bit. The device must pull down the SDAT line during the acknowledge clock pulse so that the SDAT line is a
stable low during the high period of the acknowledge clock pulse. The SDAT line is a stable low during the high
period of the acknowledge–related clock pulse. Setup and hold times must be taken into account. During read
operations, a master must signal the end of data to the slave by not generating an acknowledge Bit on the last
byte that was clocked out of the slave. In this case, the slave device must leave the data line high to enable the
master to generate the stop condition.
All registers are set to their default value by one of these conditions:
Voltage is below the UVLO threshold defined with registers <UVLO1>, <UVLO0>
PB_IN is asserted LOW for >15s (option)
Figure 39. Bit Transfer on the Serial Interface
40
Copyright 2011, Texas Instruments Incorporated
相關(guān)PDF資料
PDF描述
TPS65110RGEG3 SWITCHED CAPACITOR REGULATOR, 520 kHz SWITCHING FREQ-MAX, PQCC24
TPS65130RGER 0.9 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
TPS65130RGET 0.9 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
TPS65131RGETG4 2.2 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
TPS65130RGE 0.9 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS65073EVM-430 功能描述:電源管理IC開發(fā)工具 TPS65073 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS65073RSLR 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65073RSLT 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS650830EVM-095 功能描述:TPS650830 - Power Management, Special Purpose: Mobiles Evaluation Board 制造商:texas instruments 系列:- 零件狀態(tài):有效 主要用途:電源管理,專用型: 手機(jī) 嵌入式:- 使用的 IC/零件:TPS650830 主要屬性:- 輔助屬性:圖形用戶接口,I2C 接口 所含物品:板 標(biāo)準(zhǔn)包裝:1
TPS650830ZAJT 功能描述:- Converter, Mobile PCs Voltage Regulator IC 8 Output 168-NFBGA (7x7) 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 應(yīng)用:轉(zhuǎn)換器,移動(dòng)式個(gè)人電腦 電壓 - 輸入:5.4 V ~ 24 V 輸出數(shù):8 電壓 - 輸出:多重 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:168-TFBGA 供應(yīng)商器件封裝:168-NFBGA(7x7) 標(biāo)準(zhǔn)包裝:1