參數(shù)資料
型號: TPS650732TRSLRQ1
廠商: TEXAS INSTRUMENTS INC
元件分類: 電源管理
英文描述: POWER SUPPLY SUPPORT CKT, PQCC48
封裝: 6 X 6 MM, 0.4 MM PITCH, GREEN, PLASTIC, QFN-48
文件頁數(shù): 51/90頁
文件大小: 1375K
代理商: TPS650732TRSLRQ1
www.ti.com
SLVSAP7 – JANUARY 2011
CON_CTRL2. Register Address: 0Eh
CON_CTRL2
B7
B6
B5
B4
B3
B2
B1
BO
ENABLE
UVLO
PWR_D
Bit name and function
DS_RDY
MASK_EN_DCDC3
UVLO1
UVLO0
S
1s timer
5s timer
hysteresis
Default value loaded
UVLO
BG_GOOD
by:
Read/write
R/W
Bit 7…6
ENABLE TIMERS:
0 = the state machine timers of 1s and 5s, respectively are disabled
1 = the state machine timers of 1s and 5s, respectively are enabled
Bit 5
DS_RDY (data ready, memory content valid) for use with Sirf Prima processor DEEP SLEEP
mode:
0 = status Bit which is indicating the memory content is not valid after wake up from DEEP SLEEP.
This Bit is set / cleared by the Prima application processor. Cleared when device is in UVLO to tell
processor there was a power loss. The Bits needs to be cleared by user software after a wake up
from DEEP SLEEP to enable the DCDC2 converter to be powered down in shutdown sequencing
depending on the status of LDO2.
1 = memory content is valid after wake up from DEEP SLEEP (set by I2C command by application
processor only). The Prima processor is ready to power down to DEEP SLEEP mode or was just
waking up from DEEP SLEEP mode.
Bit 4
PWR_DS (enter DEEP SLEEP for sequencing option DCDC_SEQ=100, LDO_SQ=111):
0 = PMU is in normal operation
1 = PMU powers down all rails except DCDC2 and the external LDO on pin “EXT_LDO”. PGOOD
is pulled LOW.
Bit 3
MASK_EN_DCDC3; used for Prima application processor start-up sequencing:
0 = DCDC3 is enabled or disabled by the status of EN_DCDC3 for sequencing option
DCDC_SEQ=100.
1 = DCDC3 will start at the same time with LDO2 for sequencing option DCDC_SEQ=100. The
status of EN_DCDC3 is ignored
Bit 2
UNDERVOLTAGE LOCKOUT HYSTERESIS:
0 = 400mV hysteresis
1 = 500mV hysteresis
Bit 1..0
UVLO1, UVLO2 (undervoltage lockout voltage):
00 = the device turns off at 2.8V with the reverse of the sequencing defined in CON_CTRL1
01 = the device turns off at 3.0V with the reverse of the sequencing defined in CON_CTRL1
10 = the device turns off at 3.1V with the reverse of the sequencing defined in CON_CTRL1
11 = the device turns off at 3.25V with the reverse of the sequencing defined in CON_CTRL1
Note: The undervoltage lockout voltage is sensed at the SYS pin and the device goes to OFF state when
the voltage is below the value defined in the register. BG_GOOD is the internal bandgap good
signal which occurs at lower voltages than UVLO.
Copyright 2011, Texas Instruments Incorporated
55
相關(guān)PDF資料
PDF描述
TPS65110RGEG3 SWITCHED CAPACITOR REGULATOR, 520 kHz SWITCHING FREQ-MAX, PQCC24
TPS65130RGER 0.9 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
TPS65130RGET 0.9 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
TPS65131RGETG4 2.2 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
TPS65130RGE 0.9 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PQCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS65073EVM-430 功能描述:電源管理IC開發(fā)工具 TPS65073 Eval Mod RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS65073RSLR 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS65073RSLT 功能描述:PMIC 解決方案 5Ch Pwr Mgmt IC RoHS:否 制造商:Texas Instruments 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-24 封裝:Reel
TPS650830EVM-095 功能描述:TPS650830 - Power Management, Special Purpose: Mobiles Evaluation Board 制造商:texas instruments 系列:- 零件狀態(tài):有效 主要用途:電源管理,專用型: 手機(jī) 嵌入式:- 使用的 IC/零件:TPS650830 主要屬性:- 輔助屬性:圖形用戶接口,I2C 接口 所含物品:板 標(biāo)準(zhǔn)包裝:1
TPS650830ZAJT 功能描述:- Converter, Mobile PCs Voltage Regulator IC 8 Output 168-NFBGA (7x7) 制造商:texas instruments 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 應(yīng)用:轉(zhuǎn)換器,移動式個人電腦 電壓 - 輸入:5.4 V ~ 24 V 輸出數(shù):8 電壓 - 輸出:多重 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:168-TFBGA 供應(yīng)商器件封裝:168-NFBGA(7x7) 標(biāo)準(zhǔn)包裝:1