參數(shù)資料
型號(hào): TS83102G0BMGS
廠商: E2V TECHNOLOGIES PLC
元件分類: ADC
英文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
封裝: 21 X 21 MM, 1.27 MM PITCH, HERMETIC SEALED, CERAMIC, CGA-152
文件頁數(shù): 24/54頁
文件大?。?/td> 2622K
代理商: TS83102G0BMGS
30
0935B–BDC–06/08
TS83102G0BMGS
e2v semiconductors SAS 2008
Without ADC input referred thermal noise:
ENOB = 9.2 bits
SINAD = 57 dB
THD = 55.7 dB (over 25 harmonics)
SFDR = 62.6 dBc
SNR = 57.3 dB
Conclusion:
Though the ENOB is 7.8 bits (in this example at 1.4 Gsps Nyquist conditions), the ADC features a 10-bit
linearity regarding the 60 dB typical SFDR performance.
However, it has to be pointed out that the ENOB is actually limited by the ADC’s input referred thermal
noise, which dominates the rms quantization noise. For certain applications (using a spread spectrum)
the signal may be recovered below the thermal noise floor (by cross correlation since it is white noise).
Therefore, the thermal noise can be extracted from the ENOB: the ENOB without a referred input ther-
mal noise is 9.2 instead of 7.8 in this example, only limited by the quantization noise and clock induced
jitter.
7.
Equivalent Input/Output Schematics
Figure 7-1.
Equivalent Analog Input Circuit and ESD Protections
Note:
100
Ω termination midpoint is located inside the package cavity and is DC coupled to ground.
1 mA
VE
E
=
-
5
V
Die Pads
VIN
VINB
Termination
Resistors
Soldered into
the Package
Cavity
50
Ω
2%
GND
50
Ω
2%
Package
Pins
ESD
120 fF
VEE = -5V
1.
5V
VEE = -5V
ESD
120 fF
50
Ω Controlled
Transmission Line
(Bonding + Package + Ball)
Double Pad
260 fF
50
Ω Controlled
Transmission Line
(Bonding +
Package + Ball)
Double Pad
260 fF
相關(guān)PDF資料
PDF描述
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BVGL 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BCGL 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83110CZT 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28
TS83110MZT 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS83102G0BVGL 制造商:e2v technologies 功能描述:ADC SGL 2GSPS 10-BIT PARALLEL 152CBGA - Trays
TS83102G0CGL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter
TS83102G0GSZR5 制造商:e2v technologies 功能描述:TS83102G0GSZR5 - Trays
TS831-3I 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW
TS831-3ID 功能描述:監(jiān)控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲(典型值):10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel