- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385951 > TVP3010-110 (Texas Instruments, Inc.) Hardware Cursor, GAMMA Correction VIP(110MHz,高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板) PDF資料下載
參數(shù)資料
| 型號(hào)： | TVP3010-110 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | Hardware Cursor, GAMMA Correction VIP(110MHz,高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板) |
| 中文描述： | 硬件光標(biāo)，伽瑪校正貴賓（110MHz的，高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板） |
| 文件頁(yè)數(shù)： | 32/100頁(yè) |
| 文件大?。?/td> | 571K |
| 代理商： | TVP3010-110 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)
2–18
Table 2–7. Pseudo-Color Mode Pixel-Latching Sequence (see Notes 13 and 14)
v1
s1
s2
s3
s4
s6
s7
s8
VGA7–VGA0
P0
P0
P0
P0
P1, P0
P1–P0
P1–P0
P1
P1
P1
P1
P3, P2
P3–P2
P3–P2
P2
P2
P7
P2
P15
P2
P31
P5–P4
P5–P4
P15–P14
P3
P7–P6
s9
s11
s12
s13
s14
s16
P7–P0
s17
s18
P1–P0
P3–P0
P3–P0
P3–P0
P3–P0
P7–P0
P7–P0
P3–P2
P7–P4
P7–P4
P7–P4
P15–P8
P15–P8
P5–P4
P31–P30
NOTES: 13. The latching sequence is initiated by a rising edge on LCLK. For modes in which multiple groups of data
are latched, the LCLK rising edge latches all the groups and the pixel clock shifts them out starting with the
low-numbered group. For example, in pseudo-color submode 3 with a 16-bit pixel bus width, the rising edge
of LCLK latches all the data groups shown above (s13) and the pixel clock shifts them out in the order
P(3–0), P(7–4), P(11–8), and P(15–12). Note that each line in each subtable above represents one pixel.
14. When in the big-endian format (GCR3 =1), the pixel bus is externally swapped by the user (i.e., D31
connected to P0, D0 connected to P31). Since data is always shifted out from low-numbered groups to
high-numbered groups, the external swapping of the pixel bus causes the groups to be shifted out in the
correct order. However, for modes with more than one bit per pixel, the bits in each data group are reversed
(LSB to MSB). This is internally corrected by the TVP3010 input multiplexer. The difference between big-
and little-endian data formats and how they affect the pixel bus operation is discussed in more detail in
Appendix C.
P11–P8
P11–P8
P31–P28
P23–P16
P15–P12
P31–P24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVP3010-135 | Hardware Cursor, GAMMA Correction VIP(135MHz,高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板) |
| TVP3010-170 | Hardware Cursor, GAMMA Correction VIP(170MHz,高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板) |
| TVP3010-85 | Hardware Cursor, GAMMA Correction VIP(85MHz,高/寬光標(biāo)，伽馬校正，視頻接口調(diào)色板) |
| TVP3010C | Video Interface Palette |
| TVP3010M | Video Interface Palette |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP3010-110FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| TVP3010-135FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| TVP3010-135MGA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TVP3010-135MGAB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TVP3010-170FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。