![](http://datasheet.mmic.net.cn/390000/TVP3010-110_datasheet_16839157/TVP3010-110_70.png)
3–6
3.6 Switching Characteristics (Continued)
PARAMETER
TVP3010-135
MIN
TYP
TVP3010-170
TYP
UNIT
MAX
MIN
MAX
SCLK frequency (CL
≤
15 pF)
(see Note 10)
85
87.5
MHz
SCLK frequency (CL
≤
60 pF)
(see Note 10)
85
85
MHz
RCLK, VCLK frequency (see Note 10)
85
85
MHz
ten1
tdis1
tv1
Enable time, RD low to D(0–7) valid
40
40
ns
Disable time, RD high to D(0–7) disabled
17
17
ns
Valid time, D(0–7) valid after RD high
Propagation delay, SFLAG
↑
to SCLK
high (see Note 10 and 11)
5
5
ns
tPLH1
0
20
0
20
ns
td1
Delay time, RD low to D(0–7) starting to
turn on
5
5
ns
td2
Delay time, selected input clock high/low
to dot clock (internal signal) high/low
7
7
ns
td3
Delay time, SCLK high/low to RCLK
high/low (see Note 12)
1
2
5
1
2
5
ns
td4
Delay time, VCLK high/low to RCLK
high/low (see Note 12)
1
3
6
1
3
6
ns
td5
Delay time, RCLK high/low from dot clock
high/low (internal signal)
7
7
ns
td6
Delay time, LCLK from RCLK
tRCLK–7
tRCLK–7
ns
td7
Delay time, dot clock high to
IOR/IOG/IOB active (analog output delay
time) (seeNote13)
4
4
ns
td8
Analog output settling time(seeNote 14)
6
5
ns
td9
Delay time, dot clock high to HSYNCOUT
and VSYNCOUT valid
9
9
ns
tr
Analog output rise time (see Note 15)
2
2
ns
Analog output skew
0
2
0
2
ns
NOTES: 10. SCLK can drive an output capacitive load up to 60 pF. The worst-case transition time between the 10% and
90% levels is less than 4 ns (typical 3 ns). RCLK and VCLK can drive output capacitive loads up to 15 pF,
with worst-case transition times between 10% and 90% levels less than 4 ns (typical 3 ns).
11. This parameter applies when the split shift-register transfer (SSRT) function is enabled. See Section 2.15
for details.
12. The SCLK and VCLK delay time to RCLK depends on the load that the signals drive. This parameter is
measured with an RCLK to VCLK ratio of 1:1, a VCLK = RCLK load of 15 pF, and an SCLK load of 60 pF.
13. Measured from the 90% point of the rising edge of the internal dot clock signal to 50% of the full-scale
transition
14. Measured from the 50% point of the full-scale transition to the point at which the output has settled, within
±
1 LSB (settling time does not include clock and data feedthrough)
15. Measured between 10% and 90% of the full-scale transition