參數(shù)資料
型號: TVP3010-110
廠商: Texas Instruments, Inc.
英文描述: Hardware Cursor, GAMMA Correction VIP(110MHz,高/寬光標(biāo),伽馬校正,視頻接口調(diào)色板)
中文描述: 硬件光標(biāo),伽瑪校正貴賓(110MHz的,高/寬光標(biāo),伽馬校正,視頻接口調(diào)色板)
文件頁數(shù): 68/100頁
文件大?。?/td> 571K
代理商: TVP3010-110
3–4
3.5 Timing Requirements (see Note 5)
TVP3010
-85
TVP3010
-110
TVP3010
-135
TVP3010
-170
UNIT
MIN
MAX
MIN
MAX
110
MIN
MAX
135
MIN
MAX
170
Dot clock frequency
CLK0 frequency for VGA
pass-through mode (see Note 6)
85
MHz
85
85
85
85
MHz
tc
Clock cycle time
TTL
11.8
9.1
7.4
7.1
ns
ECL
11.8
9.1
7.4
5.8
tsu1
Setup time, RS(0–3) valid before RD
or WR
Hold time, RS(0–3) valid after RD or
WR
Setup time, D(0–7)valid before WR
Hold time, D(0–7)valid after WR
Setup time, VGA(0–7) and VGABL
valid before CLK0
(see Note 7)
Hold time, VGA(0–7) and VGABL
valid after CLK0
(see Note 7)
Setup time, P(0–31) and PSEL valid
before LCLK
(see Note 8)
Hold time, P(0–31) and PSEL valid
after LCLK
(see Note 8)
Setup time, HSYNC, VSYNC, and
SYSBL valid before VCLK
Hold time, HSYNC, VSYNC and
SYSBL valid after VCLK
Pulse duration, RD or WR low
Pulse duration, RD or WR high
10
10
10
10
ns
th1
10
10
10
10
ns
tsu2
th2
35
0
35
0
35
0
35
0
ns
ns
tsu3
2
2
2
2
ns
th3
2
2
2
2
ns
tsu4
2
2
2
2
ns
th4
5
5
5
5
ns
tsu5
5
5
5
5
ns
th5
1
1
1
1
ns
tw1
tw2
50
30
4
50
30
3.5
50
30
3
50
30
3
ns
ns
tw3
Pulse duration clock high
Pulse duration, clock high
TTL
ns
ECL
4
3
3
2.5
tw4
Pulse duration clock low
Pulse duration, clock low
TTL
4
3.5
3
3
ns
ECL
4
3
3
2.5
tw5
Pulse duration, SFLAG high
(see Note 9)
30
30
30
30
ns
tw6
Pulse duration, SCLK high
(see Note 9)
NOTES:
5. TTL input signals are 0 to 3 V with less than 3-ns rise/fall time between the 10% and 90% levels unless
otherwise specified. ECL input signals are VDD–1.8 V to VDD–0.8 V with less than 2-ns rise/fall time
between the 20% and 80% levels. For input and output signals, timing reference points are at the 10% and
90% signal levels. Analog output loads are less than 10 pF. D(0–7) output loads are less than 50 pF. All
other output loads are less than 50 pF unless otherwise specified.
6. In VGA mode, CLK0 minimum pulse duration for clock low should be greater than 4.8 ns. If VGA switching
is to be performed using self-clocked timing, the maximum pixel rate cannot exceed 50 MHz.
7. Reference to CLK0 input only.
8. RCLK is delayed from SCLK in such a way that when RCLK is connected to LCLK, the timing is essentially
the same as the TLC3407x family of parts.
9. This parameter applies when the split shift-register transfer (SSRT) function is enabled. See Section 2.15
for details.
15
55
15
55
15
55
15
55
ns
相關(guān)PDF資料
PDF描述
TVP3010-135 Hardware Cursor, GAMMA Correction VIP(135MHz,高/寬光標(biāo),伽馬校正,視頻接口調(diào)色板)
TVP3010-170 Hardware Cursor, GAMMA Correction VIP(170MHz,高/寬光標(biāo),伽馬校正,視頻接口調(diào)色板)
TVP3010-85 Hardware Cursor, GAMMA Correction VIP(85MHz,高/寬光標(biāo),伽馬校正,視頻接口調(diào)色板)
TVP3010C Video Interface Palette
TVP3010M Video Interface Palette
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP3010-110FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
TVP3010-135FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)
TVP3010-135MGA 制造商:Rochester Electronics LLC 功能描述:- Bulk
TVP3010-135MGAB 制造商:Rochester Electronics LLC 功能描述:- Bulk
TVP3010-170FN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC)