20
LIST OF FIGURES (1/4)
Fig. No.
Title
Page
1-1
1-2
1-3
1-4
1-5
1-6
1-7
1-8
1-9
1-10
V
R
4102 Internal Block Diagram and Example of Connection to External Blocks...................................
V
R
4100 CPU Core Internal Block Diagram............................................................................................
V
R
4102 CPU Registers..........................................................................................................................
CPU Instruction Formats........................................................................................................................
Little-Endian Byte Ordering in Word Data..............................................................................................
Little-Endian Byte Ordering in Double Word Data .................................................................................
Misaligned Word Accessing (Little-Endian) ...........................................................................................
CP0 Registers........................................................................................................................................
External Circuit of Clock Oscillator.........................................................................................................
Examples of Oscillator with Bad Connection.........................................................................................
30
43
45
46
47
48
48
49
54
55
2-1
V
R
4102 Signal Classification..................................................................................................................
62
3-1
3-2
CPU Instruction Formats........................................................................................................................
Byte Specification Related to Load and Store Instructions....................................................................
81
83
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
4-14
4-15
4-16
Pipeline Stages......................................................................................................................................
Instruction Execution in the Pipeline......................................................................................................
Pipeline Activities...................................................................................................................................
Branch Delay .........................................................................................................................................
Add Instruction Pipeline Activities..........................................................................................................
JALR Instruction Pipeline Activities .......................................................................................................
BEQ Instruction Pipeline Activities.........................................................................................................
TLT Instruction Pipeline Activities..........................................................................................................
LW Instruction Pipeline Activities...........................................................................................................
SW Instruction Pipeline Activities ..........................................................................................................
Interlocks, Exceptions, and Faults.........................................................................................................
Exception Detection...............................................................................................................................
Data Cache Miss Stall............................................................................................................................
CACHE Instruction Stall.........................................................................................................................
Load Data Interlock................................................................................................................................
MD Busy Interlock..................................................................................................................................
99
100
100
102
103
104
105
106
107
108
109
112
113
113
114
114
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
Virtual-to-Physical Address Translation.................................................................................................
32-bit Mode Virtual Address Translation................................................................................................
64-bit Mode Virtual Address Translation................................................................................................
User Mode Address Space....................................................................................................................
Supervisor Mode Address Space ..........................................................................................................
Kernel Mode Address Space.................................................................................................................
xkphys Area Address Space..................................................................................................................
V
R
4102 Physical Address Space...........................................................................................................
CP0 Registers and the TLB...................................................................................................................
Format of a TLB Entry............................................................................................................................
Format of a TLB Entry............................................................................................................................
118
119
120
122
125
128
129
135
141
142
143