CHAPTER 25 HSP (MODEM INTERFACE UNIT)
489
(5) HSPFFSZ (0x0C00 0022: Index 4, Write)
Bit
D15
D14
D13
D12
D11
D10
D9
D8
Name
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
R/W
W
W
W
W
W
W
W
W
RTCRST
Undefined
Undefined
Undefined
0
0
0
0
0
Other resets
Undefined
Undefined
Undefined
0
0
0
0
0
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Name
Reserved
Reserved
FFSZ5
FFSZ4
FFSZ3
FFSZ2
FFSZ1
FFSZ0
R/W
W
W
W
W
W
W
W
W
RTCRST
Undefined
Undefined
1
0
0
0
0
0
Other resets
Undefined
Undefined
1
0
0
0
0
0
Bit
Name
Function
D[15:6]
Reserved
Write 0 when writing.
D[5:0]
FFSZ[5:0]
FIFO size control
When the INDEX number is 4, this register is used to set the transmit/receive buffer size, and can be set up to
32 (0x20). If buffer-full interrupt is enabled, an interrupt will occur when the data in the transmit/receive buffer
reaches to the size set in this register.