
CHAPTER 18 I
2
C BUS
592
User
’
s Manual U15862EJ3V0UD
Table 18-5. Status During Arbitration and Interrupt Request Generation Timing
Status During Arbitration
Interrupt Request Generation Timing
During address transmission
At falling edge of eighth or ninth clock following byte transfer
Note 1
Read/write data after address transmission
During extension code transmission
Read/write data after extension code transmission
During data transmission
During ACK signal transfer period after data reception
When restart condition is detected during data transfer
When stop condition is detected during data transfer
When stop condition is output (when SPIEn = 1)
Note 2
When data is at low level while attempting to output a
restart condition
At falling edge of eighth or ninth clock following byte transfer
Note 1
When stop condition is detected while attempting to
output a restart condition
When stop condition is output (when SPIEn = 1)
Note 2
When data is at low level while attempting to output a stop
condition
At falling edge of eighth or ninth clock following byte transfer
Note 1
When SCLn is at low level while attempting to output a
restart condition
Notes 1.
When WTIMn (bit 3 of the IIC control register n (IICCn)) = 1, an interrupt request occurs at the falling
edge of the ninth clock. When WTIMn = 0 and the extension code
’
s slave address is received, an
interrupt request occurs at the falling edge of the eighth clock.
2.
When there is a possibility that arbitration will occur, set SPIEn = 1 for master device operation.
Remarks 1.
SPIEn: Bit 5 of IIC control register n (IICCn)
2.
n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)
18.13 Wakeup Function
The I
extension code has been received.
This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when
addresses do not match.
When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while
addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has
output a start condition) to a slave device.
However, when a stop condition is detected, bit 5 (SPIEn) of IIC control register n (IICCn) is set regardless of the
wake up function, and this determines whether interrupt requests are enabled or disabled (n = 0 (V850ES/KF1,
V850ES/KG1), n = 0, 1 (V850ES/KJ1)).
2
C bus slave function is a function that generates an interrupt request (INTIICn) when a local address or