
CHAPTER 26 ELECTRICAL SPECIFICATIONS
User
’
s Manual U15862EJ3V0UD
736
I
(T
A
=
40 to
+
85
°
C, V
DD
= EV
DD
= AV
REF0
= 2.7 to 5.5 V, 2.7 V
≤
BV
DD
≤
V
DD
, 2.7 V
≤
AV
REF1
≤
V
DD
SS
= EV
SS
=
BV
SS
= AV
SS
= 0 V, C
L
= 50 pF)
2
C Bus Mode (Y Products (Products with On-Chip I
2
C) Only)
Normal Mode
High-Speed Mode
Parameter
Symbol
MIN.
MAX.
MIN.
MAX.
Unit
SCLn clock frequency
f
CLK
0
100
0
400
kHz
Bus free time
(Between start and stop conditions)
t
BUF
<104>
4.7
1.3
μ
s
Hold time
Note 1
t
HD:STA
<105>
4.0
0.6
μ
s
SCLn clock low-level width
t
LOW
<106>
4.7
1.3
μ
s
SCLn clock high-level width
t
HIGH
<107>
4.0
0.6
μ
s
Setup time for start/restart
conditions
t
SU:STA
<108>
4.7
0.6
μ
s
CBUS compatible
master
5.0
μ
s
Data hold time
I
2
C mode
t
HD:DAT
<109>
0
Note 2
0
Note 2
0.9
Note 3
μ
s
Data setup time
t
SU:DAT
<110>
250
100
Note 4
ns
SDAn and SCLn signal rise time
t
R
<111>
1000
20
+
0.1Cb
Note 5
300
ns
SDAn and SCLn signal fall time
t
F
<112>
300
20
+
0.1Cb
Note 5
300
ns
Stop condition setup time
t
SU:STO
<113>
4.0
0.6
μ
s
Pulse width of spike suppressed by
input filter
t
SP
<114>
0
50
ns
Capacitance load of each bus line
Cb
400
400
pF
Notes 1.
At the start condition, the first clock pulse is generated after the hold time.
2.
The system requires a minimum of 300 ns hold time internally for the SDAn signal (at V
IHmin.
of SCLn
signal) in order to occupy the undefined area at the falling edge of SCLn.
3.
If the system does not extend the SCLn signal low hold time (t
LOW
), only the maximum data hold time
(t
HD
:
DAT
) needs to be satisfied.
4.
The high-speed mode I
speed mode I
If the system does not extend the SCLn signal
’
s low state hold time:
t
SU
:
DAT
≥
250 ns
If the system extends the SCLn signal
’
s low state hold time:
Transmit the following data bit to the SDAn line prior to the SCLn line release (t
Rmax.
+ t
SU:DAT
= 1000
+ 250 = 1250 ns: Normal mode I
5.
Cb: Total capacitance of one bus line (unit: pF)
2
C bus can be used in the normal-mode I
2
C bus system. In this case, set the high-
2
C bus so that it meets the following conditions.
2
C bus specification).
Remark
n = 0 (V850ES/KF1, V850ES/KG1), n = 0, 1 (V850ES/KJ1)