
CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION
User’s Manual U15862EJ3V0UD
613
Table 19-3. Interrupt Source List (V850ES/KJ1) (2/2)
Type
Classification
Default
Priority
Name
Trigger
Interrupt
Source
Exception
Code
Handler
Address
Restored
PC
Interrupt
Control
Register
19
INTSRE1
UART1 reception error
occurrence
UART1 reception completion
UART1 transmission
completion
TMH0 and CMP00/CMP01
match
TMH1 and CMP10/CMP11
match
CSIA0 transfer completion
I
A/D conversion completion
Key return interrupt
Watch timer interval
Watch timer reference time
Watch counter BRG and
PRSCM match
TM02 and CR020 match
TM02 and CR021 match
TM03 and CR030 match
TM03 and CR031 match
CSIA1 transfer completion
TM04 and CR040 match
TM04 and CR041 match
TM05 and CR050 match
TM05 and CR051 match
CSI02 transfer completion
UART2 reception error
occurrence
UART2 reception completion
UART2 transmission
completion
I
UART1
01B0H
000001B0H
nextPC
SREIC1
20
21
INTSR1
INTST1
UART1
UART1
01C0H
01D0H
000001C0H nextPC
000001D0H nextPC
SRIC1
STIC1
22
INTTMH0
TMH0
01E0H
000001E0H
nextPC
TMHIC0
23
INTTMH1
TMH1
01F0H
000001F0H
nextPC
TMHIC1
24
25
26
27
28
29
30
INTCSIA0
INTIIC0
INTAD
INTKR
INTWTI
INTWT
INTBRG
CSIA0
I
A/D
KR
WT
WT
BRG
0200H
0210H
0220H
0230H
0240H
0250H
0260H
00000200H
00000210H
00000220H
00000230H
00000240H
00000250H
00000260H
nextPC
nextPC
nextPC
nextPC
nextPC
nextPC
nextPC
CSIAIC0
IICIC0
ADIC
KRIC
WTIIC
WTIC
BRGIC
Note
2
C0 transfer completion
2
C0
31
32
33
34
35
36
37
38
39
40
41
INTTM020
INTTM021
INTTM030
INTTM031
INTCSIA1
INTTM040
INTTM041
INTTM050
INTTM051
INTCSI02
INTSRE2
TM02
TM02
TM03
TM03
CSIA1
TM04
TM04
TM05
TM05
CSI02
UART2
0270H
0280H
0290H
02A0H
02B0H
02C0H
02D0H
02E0H
02F0H
0300H
0310H
00000270H
00000280H
00000290H
000002A0H
000002B0H
000002C0H nextPC
000002D0H nextPC
000002E0H
000002F0H
00000300H
00000310H
nextPC
nextPC
nextPC
nextPC
nextPC
TM0IC20
TM0IC21
TM0IC30
TM0IC31
CSIAIC1
TM0IC40
TM0IC41
TM0IC50
TM0IC51
CSI0IC2
SREIC2
nextPC
nextPC
nextPC
nextPC
42
43
INTSR2
INTST2
UART2
UART2
0320H
0330H
00000320H
00000330H
nextPC
nextPC
SRIC2
STIC2
Maskable
Interrupt
44
INTIIC1
Note
2
C1 transfer completion
I
2
C1
0340H
00000340H
nextPC
IICIC1
Note
Only for the
μ
PD703216Y, 703217Y, and 70F3217Y
Remarks 1.
Default priority: The priority order when two or more maskable interrupt requests with the same
priority level are generated at the same time. The highest priority is 0.
Restored PC:
The value of the program counter (PC) saved to EIPC or FEPC when
interrupt/exception processing is started. The restored PC when a non-maskable or
maskable interrupt is acknowledged while either of the following instructions is being
executed does not become nextPC (when an interrupt is acknowledged during the
execution of an instruction, the execution of that instruction is stopped and is
resumed following completion of interrupt servicing).
Load instructions (SLD.B, SLD.BU, SLD.H, SLD.HU, SLD.W)
Divide instructions (DIV, DIVH, DIVU, DIVHU)
PREPARE, DISPOSE instructions (only when an interrupt occurs before stack
pointer update)
nextPC:
The PC value at which processing is started following interrupt/exception processing.
2.
The execution address of the illegal op code when an illegal op code exception occurs is calculated
with (Restored PC – 4).